Inventor · disambiguated record
John E. Larson
Also filed as: LARSON JOHN · LARSON JOHN E · LARSON JOHN EDWARD
48 granted patents·1 pending application·2,125 citations·filing 1988–2016
99Inventor score
Files withHEWLETT PACKARD DEVELOPMENT CO23COMPAQ COMPUTER CORP15FREESCALE SEMICONDUCTOR INC4DESHPANDE SANJAY R2COMPAQ INFORMATION TECHNOLOGIE1
Top patents by PatentIndex Score
49 records- 0198US6715116B2Memory data verify operationHEWLETT PACKARD COMPANY L P·Filed 2001·Granted Mar 30, 2004·228 cites·65 claims
- 0297US7010652B2Method for supporting multi-level striping of non-homogeneous memory to maximize concurrencyHEWLETT PACKARD DEVELOPMENT CO·Filed 2004·Granted Mar 7, 2006·136 cites·12 claims
- 0397US6785785B2Method for supporting multi-level stripping of non-homogeneous memory to maximize concurrencyHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Aug 31, 2004·140 cites·16 claims
- 0497US6684292B2Memory module resyncHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Jan 27, 2004·148 cites·11 claims
- 0595US6766469B2Hot-replace of memoryHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Jul 20, 2004·139 cites·63 claims
- 0694US7320086B2Error indication in a raid memory systemHEWLETT PACKARD DEVELOPMENT CO·Filed 2005·Granted Jan 15, 2008·41 cites·18 claims
- 0793US6832340B2Real-time hardware memory scrubbingHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Dec 14, 2004·90 cites·40 claims
- 0891US6854070B2Hot-upgrade/hot-add memoryHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Feb 8, 2005·75 cites·56 claims
- 0990US6785835B2Raid memoryHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Aug 31, 2004·47 cites·36 claims
- 1087US6823424B2Rebuild bus utilizationHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Nov 23, 2004·48 cites·41 claims
- 1187US5524235ASystem for arbitrating access to memory with dynamic priority assignmentCOMPAQ COMPUTER CORP·Filed 1994·Granted Jun 4, 1996·127 cites·24 claims
- 1285US5721935AApparatus and method for entering low power mode in a computer systemCOMPAQ COMPUTER CORP·Filed 1997·Granted Feb 24, 1998·122 cites·29 claims
- 1384US7028213B2Error indication in a raid memory systemHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Apr 11, 2006·36 cites·33 claims
- 1482US6886048B2Techniques for processing out-of-order requests in a processor-based systemHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Apr 26, 2005·34 cites·45 claims
- 1582US6517375B2Technique for identifying multiple circuit componentsCOMPAQ INFORMATION TECHNOLOGIE·Filed 2001·Granted Feb 11, 2003·22 cites·15 claims
- 1681US4930106ADual cache RAM for rapid invalidationUNISYS CORP·Filed 1988·Granted May 29, 1990·41 cites·2 claims
- 1779US6640282B2Hot replace power control sequence logicHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Oct 28, 2003·25 cites·23 claims
- 1878US6608564B2Removable memory cartridge system for use with a server or other processor-based deviceHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Aug 19, 2003·18 cites·23 claims
- 1976US6275885B1System and method for maintaining ownership of a processor bus while sending a programmed number of snoop cycles to the processor cacheCOMPAQ COMPUTER CORP·Filed 1998·Granted Aug 14, 2001·71 cites·41 claims
- 2075US6209067B1Computer system controller and method with processor write posting hold off on PCI master memory requestCOMPAQ COMPUTER CORP·Filed 1995·Granted Mar 27, 2001·75 cites·14 claims
- 2175US5634073ASystem having a plurality of posting queues associated with different types of write operations for selectively checking one queue based upon type of read operationCOMPAQ COMPUTER CORP·Filed 1994·Granted May 27, 1997·53 cites·2 claims
- 2274US7116241B2Removable memory cartridge system for use with a server or other processor-based deviceHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Oct 3, 2006·13 cites·34 claims
- 2373US7155568B2Transaction generator for initialization, rebuild, and verify of memoryHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Dec 26, 2006·18 cites·36 claims
- 2473US6247102B1Computer system employing memory controller and bridge interface permitting concurrent operationCOMPAQ COMPUTER CORP·Filed 1998·Granted Jun 12, 2001·68 cites·41 claims
- 2571US6892271B2Memory module resyncHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted May 10, 2005·13 cites·46 claims
- 2670US6981095B1Hot replace power control sequence logicHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Dec 27, 2005·12 cites·32 claims
- 2768US9448741B2Piggy-back snoops for non-coherent memory transactions within distributed processing systemsDESHPANDE SANJAY R·Filed 2014·Granted Sep 20, 2016·2 cites·20 claims
- 2868US6747563B2Removable memory cartridge system for use with a server or other processor-based deviceHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Jun 8, 2004·9 cites·26 claims
- 2967US6862646B2Method and apparatus for eliminating the software generated ready-signal to hardware devices that are not part of the memory coherency domainFiled 2001·Granted Mar 1, 2005·12 cites·68 claims
- 3067US6692293B2Technique for identifying multiple circuit componentsHEWLETT PACKARD DEVELOPMENT CO·Filed 2002·Granted Feb 17, 2004·9 cites·29 claims
- 3166US5778413AProgrammable memory controller having two level look-up for memory timing parameterCOMPAQ COMPUTER CORP·Filed 1996·Granted Jul 7, 1998·49 cites·55 claims
- 3265US6975241B2Removable memory cartridge system for use with a server or other processor-based deviceHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Dec 13, 2005·7 cites·35 claims
- 3365US5819105ASystem in which processor interface snoops first and second level caches in parallel with a memory access by a bus mastering deviceCOMPAQ COMPUTER CORP·Filed 1995·Granted Oct 6, 1998·36 cites·26 claims
- 3461US7044770B2Technique for identifying multiple circuit componentsHEWLETT PACKARD DEVELOPMENT CO·Filed 2004·Granted May 16, 2006·6 cites·29 claims
- 3559US5813038AMemory controller having precharge prediction based on processor and PC bus cyclesCOMPAQ COMPUTER CORP·Filed 1997·Granted Sep 22, 1998·28 cites·26 claims
- 3657US5938739AMemory controller including write posting queues, bus read control logic, and a data contents counterCOMPAQ COMPUTER CORP·Filed 1997·Granted Aug 17, 1999·25 cites·26 claims
- 3755US7120758B2Technique for improving processor performanceHEWLETT PACKARD DEVELOPMENT CO·Filed 2003·Granted Oct 10, 2006·4 cites·26 claims
- 3855US5960459AMemory controller having precharge prediction based on processor and PCI bus cyclesCOMPAQ COMPUTER CORP·Filed 1998·Granted Sep 28, 1999·22 cites·20 claims
- 3953US9977750B2Coherent memory interleaving with uniform latencyFREESCALE SEMICONDUCTOR INC·Filed 2014·Granted May 22, 2018·0 cites·20 claims
- 4053US5974501AMethod and apparatus for detecting memory device typesCOMPAQ COMPUTER CORP·Filed 1996·Granted Oct 26, 1999·28 cites·24 claims
- 4153US5634112AMemory controller having precharge prediction based on processor and PCI bus cyclesCOMPAQ COMPUTER CORP·Filed 1994·Granted May 27, 1997·19 cites·27 claims
- 4250US9665518B2Methods and systems for controlling ordered write transactions to multiple devices using switch point networksDESHPANDE SANJAY R·Filed 2014·Granted May 30, 2017·0 cites·24 claims
- 4348US6961800B2Method for improving processor performanceHEWLETT PACKARD DEVELOPMENT CO·Filed 2001·Granted Nov 1, 2005·2 cites·23 claims
- 4446US5701433AComputer system having a memory controller which performs readahead operations which can be aborted prior to completionCOMPAQ COMPUTER CORP·Filed 1996·Granted Dec 23, 1997·19 cites·6 claims
- 4542US10346089B2Data processing system having a write request network and a write data networkFREESCALE SEMICONDUCTOR INC·Filed 2016·Granted Jul 9, 2019·0 cites·15 claims
- 4640US9632933B2Efficient coherency response mechanismFREESCALE SEMICONDUCTOR INC·Filed 2015·Granted Apr 25, 2017·0 cites·17 claims
- 4739US9497141B2Switch point having look-ahead bypassFREESCALE SEMICONDUCTOR INC·Filed 2015·Granted Nov 15, 2016·0 cites·16 claims
- 4838US2003065860A1Internal control bus in a multiple processor/multiple bus systemFiled 2001·Application pending·0 cites
- 4936US5781925AMethod of preventing cache corruption during microprocessor pipelined burst operationsCOMPAQ COMPUTER CORP·Filed 1995·Granted Jul 14, 1998·8 cites·22 claims
Join the waitlist — get patent alerts
Get an alert when John E. Larson files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →