Inventor · disambiguated record
John S. Thayer
Also filed as: THAYER JOHN S
27 granted patents·1,696 citations·filing 1987–1999
98Inventor score
Top patents by PatentIndex Score
27 records- 0193US6298438B1System and method for conditional moving an operand from a source register to destination registerADVANCED MICRO DEVICES INC·Filed 1999·Granted Oct 2, 2001·172 cites·22 claims
- 0293US5517646AExpansion device configuration system having two configuration modes which uses automatic expansion configuration sequence during first mode and configures the device individually during second modeCOMPAQ COMPUTER CORP·Filed 1994·Granted May 14, 1996·202 cites·22 claims
- 0392US5226122AProgrammable logic system for filtering commands to a microprocessorCOMPAQ COMPUTER CORP·Filed 1987·Granted Jul 6, 1993·120 cites·21 claims
- 0489US5909572ASystem and method for conditionally moving an operand from a source register to a destination registerCOMPAQ COMPUTER CORP·Filed 1996·Granted Jun 1, 1999·129 cites·12 claims
- 0587US5218686ACombined synchronous and asynchronous memory controllerCOMPAQ COMPUTER CORP·Filed 1989·Granted Jun 8, 1993·91 cites·5 claims
- 0685US5168568ADelaying arbitration of bus access in digital computersCOMPAQ COMPUTER CORP·Filed 1989·Granted Dec 1, 1992·84 cites·28 claims
- 0784US6173366B1Load and store instructions which perform unpacking and packing of data bits in separate vector and integer cache storageCOMPAQ COMPUTER CORP·Filed 1996·Granted Jan 9, 2001·114 cites·31 claims
- 0884US5991865AMPEG motion compensation using operand routing and performing add and divide in a single instructionCOMPAQ COMPUTER CORP·Filed 1996·Granted Nov 23, 1999·121 cites·12 claims
- 0979US6141673AMicroprocessor modified to perform inverse discrete cosine transform operations on a one-dimensional matrix of numbers within a minimal number of instructionsADVANCED MICRO DEVICES INC·Filed 1999·Granted Oct 31, 2000·66 cites·20 claims
- 1077US6154831ADecoding operands for multimedia applications instruction coded with less number of bits than combination of register slots and selectable specific valuesADVANCED MICRO DEVICES INC·Filed 1999·Granted Nov 28, 2000·66 cites·21 claims
- 1173US5893145ASystem and method for routing operands within partitions of a source register to partitions within a destination registerCOMPAQ COMPUTER CORP·Filed 1996·Granted Apr 6, 1999·66 cites·20 claims
- 1273US5801975AComputer modified to perform inverse discrete cosine transform operations on a one-dimensional matrix of numbers within a minimal number of instruction cyclesCOMPAQ COMPUTER CORP AND ADVAN·Filed 1996·Granted Sep 1, 1998·70 cites·20 claims
- 1372US6009505ASystem and method for routing one operand to arithmetic logic units from fixed register slots and another operand from any register slotCOMPAQ COMPUTER CORP·Filed 1996·Granted Dec 28, 1999·57 cites·11 claims
- 1469US5941938ASystem and method for performing an accumulate operation on one or more operands within a partitioned registerCOMPAQ COMPUTER CORP·Filed 1996·Granted Aug 24, 1999·53 cites·18 claims
- 1565US5862063AEnhanced wavetable processing technique on a vector processor having operand routing and slot selectable operationsCOMPAQ COMPUTER CORP·Filed 1996·Granted Jan 19, 1999·25 cites·18 claims
- 1663US5931892AEnhanced adaptive filtering techniqueCOMPAQ COMPUTER CORP·Filed 1996·Granted Aug 3, 1999·18 cites·22 claims
- 1759US6061521AComputer having multimedia operations executable as two distinct sets of operations within a single instruction cycleCOMPAQ COMPUTER CORP·Filed 1996·Granted May 9, 2000·30 cites·11 claims
- 1859US5341494AMemory accessing system with an interface and memory selection unit utilizing write protect and strobe signalsCOMPAQ COMPUTER CORP·Filed 1993·Granted Aug 23, 1994·34 cites·11 claims
- 1958US6006245AEnhanced fast fourier transform technique on vector processor with operand routing and slot-selectable operationCOMPAQ COMPUTER CORP·Filed 1996·Granted Dec 21, 1999·33 cites·10 claims
- 2056US6047372AApparatus for routing one operand to an arithmetic logic unit from a fixed register slot and another operand from any register slotCOMPAQ COMPUTER CORP·Filed 1999·Granted Apr 4, 2000·26 cites·17 claims
- 2153US5812876ADMA controller which can be controlled by host and local processorsCOMPAQ COMPUTER CORP·Filed 1996·Granted Sep 22, 1998·22 cites·13 claims
- 2250US5598579ASystem fpr transferring data between two buses using control registers writable by host processor connected to system bus and local processor coupled to local busCOMPAQ COMPUTER CORP·Filed 1994·Granted Jan 28, 1997·18 cites·6 claims
- 2350US5381530AProgrammable logic system for filtering commands to a microprocessorCOMPAQ COMPUTER CORP·Filed 1993·Granted Jan 10, 1995·18 cites·29 claims
- 2449US5590378AApparatus for aligning and padding data on transfers between devices of different data widths and organizationsCOMPAQ COMPUTER CORP·Filed 1996·Granted Dec 31, 1996·23 cites·12 claims
- 2547US5850227ABit map stretching using operand routing and operation selective multimedia extension unitCOMPAQ COMPUTER CORP·Filed 1996·Granted Dec 15, 1998·16 cites·9 claims
- 2642US6215504B1Line drawing using operand routing and operation selective multimedia extension unitCOMPAQ COMPUTER CORP·Filed 1997·Granted Apr 10, 2001·12 cites·11 claims
- 2739US5241681AComputer system having an internal cach microprocessor slowdown circuit providing an external address signalCOMPAQ COMPUTER CORP·Filed 1989·Granted Aug 31, 1993·10 cites·3 claims
Join the waitlist — get patent alerts
Get an alert when John S. Thayer files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →