Inventor · disambiguated record
Jude A. Rivers
Also filed as: RIVERS JUDE A
43 granted patents·11 pending applications·786 citations·filing 2000–2014
98Inventor score
Top patents by PatentIndex Score
54 records- 0199US8679861B2Semiconductor chip repair by stacking of a base semiconductor chip and a repair semiconductor chipBOSE PRADIP·Filed 2008·Granted Mar 25, 2014·184 cites·4 claims
- 0298US9418721B2Determining and storing bit error rate relationships in spin transfer torque magnetoresistive random-access memory (STT-MRAM)IBM·Filed 2014·Granted Aug 16, 2016·52 cites·11 claims
- 0397US9431084B2Determining and storing bit error rate relationships in spin transfer torque magnetoresistive random-access memory (STT-MRAM)IBM·Filed 2014·Granted Aug 30, 2016·34 cites·15 claims
- 0497US9351899B2Dynamic temperature adjustments in spin transfer torque magnetoresistive random-access memory (STT-MRAM)IBM·Filed 2014·Granted May 31, 2016·27 cites·17 claims
- 0595US7496733B2System and method of execution of register pointer instructions ahead of instruction issuesIBM·Filed 2007·Granted Feb 24, 2009·38 cites·20 claims
- 0694US6678795B1Method and apparatus for memory prefetching based on intra-page usage historyIBM·Filed 2000·Granted Jan 13, 2004·105 cites·34 claims
- 0793US7366875B2Method and apparatus for an efficient multi-path trace cache designIBM·Filed 2005·Granted Apr 29, 2008·27 cites·8 claims
- 0892US9116738B2Method and apparatus for efficient execution of concurrent processes on a multithreaded message passing systemIBM·Filed 2012·Granted Aug 25, 2015·16 cites·23 claims
- 0991US7454573B2Cost-conscious pre-emptive cache line displacement and relocation mechanismsIBM·Filed 2005·Granted Nov 18, 2008·25 cites·21 claims
- 1089US7472038B2Method of predicting microprocessor lifetime reliability using architecture-level structure-aware techniquesIBM·Filed 2007·Granted Dec 30, 2008·19 cites·24 claims
- 1188US8595731B2Low overhead dynamic thermal management in many-core cluster architectureBOSE PRADIP·Filed 2010·Granted Nov 26, 2013·12 cites·24 claims
- 1286US8589662B2Accepting or rolling back execution of instructions based on comparing predicted and actual dependency control signalsALTMAN ERIK R·Filed 2012·Granted Nov 19, 2013·10 cites·20 claims
- 1385US9122513B2Method and apparatus for efficient execution of concurrent processes on a multithreaded message passing systemIBM·Filed 2012·Granted Sep 1, 2015·7 cites·23 claims
- 1484US6711651B1Method and apparatus for history-based movement of shared-data in coherent cache memories of a multiprocessor system using push prefetchingIBM·Filed 2000·Granted Mar 23, 2004·39 cites·22 claims
- 1583US7454316B2Method and apparatus for monitoring and enhancing on-chip microprocessor reliabilityIBM·Filed 2004·Granted Nov 18, 2008·35 cites·21 claims
- 1683US6948051B2Method and apparatus for reducing logic activity in a microprocessor using reduced bit width slices that are enabled or disabled depending on operation widthIBM·Filed 2001·Granted Sep 20, 2005·40 cites·20 claims
- 1781US7076681B2Processor with demand-driven clock throttling power reductionIBM·Filed 2002·Granted Jul 11, 2006·31 cites·31 claims
- 1879US9406368B2Dynamic temperature adjustments in spin transfer torque magnetoresistive random-access memory (STT-MRAM)IBM·Filed 2014·Granted Aug 2, 2016·5 cites·13 claims
- 1979US8151092B2Control signal memoization in a multiple instruction issue microprocessorALTMAN ERIK RICHTER·Filed 2005·Granted Apr 3, 2012·10 cites·6 claims
- 2078US8796047B2Semiconductor chip repair by stacking of a base semiconductor chip and a repair semiconductor chipIBM·Filed 2014·Granted Aug 5, 2014·3 cites·24 claims
- 2175US8091050B2Modeling system-level effects of soft errorsBOSE PRADIP·Filed 2008·Granted Jan 3, 2012·7 cites·20 claims
- 2275US7444544B2Write filter cache method and apparatus for protecting the microprocessor core from soft errorsIBM·Filed 2006·Granted Oct 28, 2008·6 cites·1 claims
- 2374US7921331B2Write filter cache method and apparatus for protecting the microprocessor core from soft errorsIBM·Filed 2008·Granted Apr 5, 2011·5 cites·17 claims
- 2474US7461209B2Transient cache storage with discard function for disposable dataIBM·Filed 2005·Granted Dec 2, 2008·6 cites·15 claims
- 2572US7774654B2Method and apparatus for preventing soft error accumulation in register arraysIBM·Filed 2008·Granted Aug 10, 2010·4 cites·18 claims
- 2671US9740496B2Processor with memory-embedded pipeline for table-driven computationIBM·Filed 2013·Granted Aug 22, 2017·2 cites·13 claims
- 2767US7493523B2Method and apparatus for preventing soft error accumulation in register arraysIBM·Filed 2006·Granted Feb 17, 2009·3 cites·1 claims
- 2864US7865699B2Method and apparatus to extend the number of instruction bits in processors with fixed length instructions, in a manner compatible with existing codeIBM·Filed 2007·Granted Jan 4, 2011·2 cites·25 claims
- 2964US7506216B2System and method of workload-dependent reliability projection and monitoring for microprocessor chips and systemsIBM·Filed 2004·Granted Mar 17, 2009·11 cites·25 claims
- 3061US7958334B2Method and apparatus for an efficient multi-path trace cache designIBM·Filed 2008·Granted Jun 7, 2011·1 cites·15 claims
- 3160US8589762B2Adaptive multi-bit error correction in endurance limited memoriesRIVERS JUDE A·Filed 2011·Granted Nov 19, 2013·3 cites·25 claims
- 3259US7340588B2Extending the number of instruction bits in processors with fixed length instructions, in a manner compatible with existing codeIBM·Filed 2003·Granted Mar 4, 2008·5 cites·39 claims
- 3358US8141020B2Temperature-controlled 3-dimensional bus placementEMMA PHILIP G·Filed 2009·Granted Mar 20, 2012·1 cites·24 claims
- 3457US7325124B2System and method of execution of register pointer instructions ahead of instruction issueIBM·Filed 2004·Granted Jan 29, 2008·4 cites·21 claims
- 3556US7130963B2System and method for instruction memory storage and processing based on backwards branch control informationIBM·Filed 2003·Granted Oct 31, 2006·5 cites·21 claims
- 3655US9740497B2Processor with memory-embedded pipeline for table-driven computationIBM·Filed 2013·Granted Aug 22, 2017·0 cites·13 claims
- 3754US7930525B2Method and apparatus for an efficient multi-path trace cache designIBM·Filed 2008·Granted Apr 19, 2011·0 cites·9 claims
- 3853US9390989B2Enhanced modularity in heterogeneous 3D stacksEMMA PHILIP G·Filed 2012·Granted Jul 12, 2016·0 cites·15 claims
- 3953US9373557B2Enhanced modularity in heterogeneous 3D stacksEMMA PHILIP G·Filed 2012·Granted Jun 21, 2016·0 cites·15 claims
- 4053US2009013207A1Predicting microprocessor lifetime reliability using architecture-level structure-aware techniquesIBM·Filed 2008·Application pending·0 cites
- 4152US10216557B2Method and apparatus for monitoring and enhancing on-chip microprocessor reliabilityBOSE PRADIP·Filed 2008·Granted Feb 26, 2019·0 cites·17 claims
- 4252US7552277B2Distributed buffer integrated cache memory organization and method for reducing energy consumption thereofIBM·Filed 2003·Granted Jun 23, 2009·2 cites·23 claims
- 4351US2014136555A1Appliance for accelerating graph database management and analytics systemsIBM·Filed 2012·Application pending·0 cites
- 4451US2014136553A1Appliance for accelerating graph database management and analytics systemsIBM·Filed 2012·Application pending·0 cites
- 4551US2009083492A1Cost-conscious pre-emptive cache line displacement and relocation mechanismsIBM·Filed 2008·Application pending·0 cites
- 4649US8108714B2Method and system for soft error recovery during processor executionBOSE PRADIP·Filed 2007·Granted Jan 31, 2012·0 cites·20 claims
- 4748US8677613B2Enhanced modularity in heterogeneous 3D stacksKURSUN EREN·Filed 2010·Granted Mar 25, 2014·0 cites·18 claims
- 4847US2009144669A1Method and arrangement for enhancing process variability and lifetime reliability through 3d integrationIBM·Filed 2007·Application pending·0 cites
- 4947US2009144678A1Method and on-chip control apparatus for enhancing process reliability and process variability through 3d integrationIBM·Filed 2007·Application pending·0 cites
- 5046US2008229134A1Reliability morph for a dual-core transaction-processing systemIBM·Filed 2007·Application pending·0 cites
Showing the top 50 of 54 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Jude A. Rivers files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →