Inventor · disambiguated record

Ju-Yuan D. Yang

Also filed as: YANG JU-YUAN D

1 granted patent·78 citations·filing 2001–2001

55Inventor score

Technology areasH03K

Files withLATTICE SEMICONDUCTOR CORP1

Top patents by PatentIndex Score

1 record

0193US6483342B2Multi-master multi-slave system bus in a field programmable gate array (FPGA)LATTICE SEMICONDUCTOR CORP·Filed 2001·Granted Nov 19, 2002·78 cites·13 claims

Join the waitlist — get patent alerts

Get an alert when Ju-Yuan D. Yang files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →