Inventor · disambiguated record
Jyotsna Kartha
Also filed as: KARTHA JYOTSNA · KARTHA JYOTSNA S
2 granted patents·1 pending application·0 citations·filing 2005–2017
23Inventor score
Technology areasG06F
Top patents by PatentIndex Score
3 records- 0145US10740236B2Non-uniform bus (NUB) interconnect protocol for tiled last level cachesSAMSUNG ELECTRONICS CO LTD·Filed 2017·Granted Aug 11, 2020·0 cites·18 claims
- 0239US8966183B2Opportunistic cache replacement policyFREESCALE SEMICONDUCTOR INC·Filed 2012·Granted Feb 24, 2015·0 cites·18 claims
- 0333US2006248280A1Prefetch address generation implementing multiple confidence levelsAL-SUKHNI HASSAN F·Filed 2005·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Jyotsna Kartha files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →