Inventor · disambiguated record
Kaustav Banerjee
Also filed as: BANERJEE KAUSTAV
12 granted patents·4 pending applications·13 citations·filing 2016–2025
84Inventor score
Top patents by PatentIndex Score
16 records- 0195US12170248B2Graphene BEOL integration interconnection structuresDESTINATION 2D INC·Filed 2024·Granted Dec 17, 2024·5 cites·20 claims
- 0295US11976369B2Low-temperature/BEOL-compatible highly scalable graphene synthesis toolDESTINATION 2D INC·Filed 2022·Granted May 7, 2024·7 cites·14 claims
- 0388US12281388B2Low-temperature/beol-compatible highly scalable graphene synthesis toolDESTINATION 2D INC·Filed 2022·Granted Apr 22, 2025·1 cites·7 claims
- 0483US12286710B2Methods of low-temperature/BEOL-compatible highly scalable graphene synthesisDESTINATION 2D INC·Filed 2023·Granted Apr 29, 2025·0 cites·7 claims
- 0583US2024295018A1Low-temperature/beol-compatible highly scalable graphene synthesis toolDESTINATION 2D INC·Filed 2024·Application pending·0 cites
- 0681US12368061B1Throughput improvements for low-temperature/beol-compatible highly scalable graphene synthesis methods including processing in retasked toolsDESTINATION 2D INC·Filed 2024·Granted Jul 22, 2025·0 cites·19 claims
- 0777US12412757B1Throughput improvements for low-temperature/beol-compatible highly scalable graphene synthesis methods including processing in retasked toolsDESTINATION 2D INC·Filed 2025·Granted Sep 9, 2025·0 cites·20 claims
- 0877US12368102B1Techniques, methods, and structures for rapid and efficient intercalation-doping of large-area multi-layered graphene sheets for transparent conductor applications, including solar cells and displaysDESTINATION 2D INC·Filed 2024·Granted Jul 22, 2025·0 cites·20 claims
- 0972US12438089B2Techniques, methods, and structures for rapid and efficient intercalation-doping of large-area multi-layered graphene sheets for transparent conductor applications, including solar cells and displaysDESTINATION 2D INC·Filed 2025·Granted Oct 7, 2025·0 cites·16 claims
- 1072US2025361615A1Methods of forming transistor interconnects on top of a semiconductor device substrateBANERJEE KAUSTAV·Filed 2024·Application pending·0 cites
- 1168US2025215570A1Low-temperature/beol-compatible highly scalable graphene synthesis toolDESTINATION 2D INC·Filed 2025·Application pending·0 cites
- 1256US2024258118A1Large-area wafer-scale cmos-compatible 2d-material intercalation doping tools, processes, and methods, including doping of synthesized grapheneDESTINATION 2D INC·Filed 2023·Application pending·0 cites
- 1355US12363914B2Hybrid transistor and memory cellUNIV CALIFORNIA·Filed 2022·Granted Jul 15, 2025·0 cites·15 claims
- 1452US12469748B2CMOS-compatible graphene structures, interconnects and fabrication methodsUNIV CALIFORNIA·Filed 2021·Granted Nov 11, 2025·0 cites·18 claims
- 1533US11631173B2Pattern recognition by convolutional neural networksBISWAS ABHISHEK·Filed 2018·Granted Apr 18, 2023·0 cites·26 claims
- 1631US10878308B2Method and system for detecting emotions based on typing behaviourBISWAS ABHISHEK·Filed 2016·Granted Dec 29, 2020·0 cites·8 claims
Join the waitlist — get patent alerts
Get an alert when Kaustav Banerjee files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →