Inventor · disambiguated record
Kiran B. Buch
Also filed as: BUCH KIRAN · BUCH KIRAN B
11 granted patents·442 citations·filing 1993–2018
93Inventor score
Top patents by PatentIndex Score
11 records- 0191US5550839AMask-programmed integrated circuits having timing and logic compatibility to user-configured logic arraysXILINX INC·Filed 1993·Granted Aug 27, 1996·119 cites·12 claims
- 0285US6070260ATest methodology based on multiple skewed scan clocksXILINX INC·Filed 1998·Granted May 30, 2000·60 cites·20 claims
- 0382US6226779B1Programmable IC with gate array core and boundary scan capabilityXILINX INC·Filed 2000·Granted May 1, 2001·24 cites·8 claims
- 0482US6120551AHardwire logic device emulating an FPGAXILINX INC·Filed 1997·Granted Sep 19, 2000·88 cites·30 claims
- 0581US6625788B1Method for verifying timing in a hard-wired IC device modeled from an FPGAXILINX INC·Filed 2000·Granted Sep 23, 2003·28 cites·8 claims
- 0680US6071314AProgrammable I/O cell with dual boundary scanXILINX INC·Filed 1997·Granted Jun 6, 2000·40 cites·12 claims
- 0779US5991908ABoundary scan chain with dedicated programmable routingXILINX INC·Filed 1997·Granted Nov 23, 1999·39 cites·28 claims
- 0872US6353921B1Hardwire logic device emulating any of two or more FPGAsXILINX INC·Filed 2000·Granted Mar 5, 2002·15 cites·8 claims
- 0949US6219819B1Method for verifying timing in a hard-wired IC device modeled from an FPGAXILINX INC·Filed 1998·Granted Apr 17, 2001·19 cites·5 claims
- 1046US6134517AMethod of implementing a boundary scan chainXILINX INC·Filed 1999·Granted Oct 17, 2000·10 cites·14 claims
- 1145US12097330B2Massage apparatus, system and method capable of deriving a parameter of an individualOSIM INT PTE LTD·Filed 2018·Granted Sep 24, 2024·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Kiran B. Buch files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →