Inventor · disambiguated record
Kishore Ven Kasamsetty
Also filed as: KASAMSETTY KISHORE · KASAMSETTY KISHORE V · KASAMSETTY KISHORE VEN
27 granted patents·5 pending applications·162 citations·filing 2004–2024
96Inventor score
Top patents by PatentIndex Score
32 records- 0197US11250901B2Protocol for memory power-mode controlRAMBUS INC·Filed 2020·Granted Feb 15, 2022·3 cites·20 claims
- 0297US10878878B2Protocol for memory power-mode controlRAMBUS INC·Filed 2020·Granted Dec 29, 2020·4 cites·17 claims
- 0397US9502096B2Protocol for memory power-mode controlRAMBUS INC·Filed 2014·Granted Nov 22, 2016·17 cites·13 claims
- 0496US11621030B2Protocol for memory power-mode controlRAMBUS INC·Filed 2022·Granted Apr 4, 2023·2 cites·20 claims
- 0596US9563597B2High capacity memory systems with inter-rank skew toleranceRAMBUS INC·Filed 2012·Granted Feb 7, 2017·22 cites·18 claims
- 0695US10262718B2DRAM having a plurality of registersRAMBUS INC·Filed 2017·Granted Apr 16, 2019·10 cites·20 claims
- 0795US9886993B2Protocol for memory power-mode controlRAMBUS INC·Filed 2016·Granted Feb 6, 2018·12 cites·17 claims
- 0895US8942056B2Protocol for memory power-mode controlELLIS WAYNE F·Filed 2012·Granted Jan 27, 2015·22 cites·13 claims
- 0993US10614869B2Protocol for memory power-mode controlRAMBUS INC·Filed 2018·Granted Apr 7, 2020·4 cites·20 claims
- 1092US10622053B2Protocol for memory power-mode controlRAMBUS INC·Filed 2019·Granted Apr 14, 2020·5 cites·20 claims
- 1192US7769942B2Cross-threaded memory systemRAMBUS INC·Filed 2006·Granted Aug 3, 2010·18 cites·30 claims
- 1291US10672450B2Protocol for memory power-mode controlRAMBUS INC·Filed 2018·Granted Jun 2, 2020·5 cites·20 claims
- 1391US9818463B2Memory control component with inter-rank skew toleranceRAMBUS INC·Filed 2016·Granted Nov 14, 2017·8 cites·20 claims
- 1488US10650872B2Memory component with multiple command/address sampling modesRAMBUS INC·Filed 2018·Granted May 12, 2020·5 cites·20 claims
- 1585US2024282354A1Protocol for memory power-mode controlRAMBUS INC·Filed 2024·Application pending·0 cites
- 1682US11948619B2Protocol for memory power-mode controlRAMBUS INC·Filed 2023·Granted Apr 2, 2024·0 cites·20 claims
- 1776US9355021B2Cross-threaded memory systemRAMBUS INC·Filed 2013·Granted May 31, 2016·2 cites·19 claims
- 1875US10170170B2Memory control component with dynamic command/address signaling rateRAMBUS INC·Filed 2017·Granted Jan 1, 2019·2 cites·20 claims
- 1974US7940598B2Integrated circuit memory device, system and method having interleaved row and column controlRAMBUS INC·Filed 2008·Granted May 10, 2011·7 cites·17 claims
- 2072US2022164305A1Cross-threaded memory systemRAMBUS INC·Filed 2021·Application pending·0 cites
- 2167US11194749B2Cross-threaded memory systemRAMBUS INC·Filed 2019·Granted Dec 7, 2021·0 cites·17 claims
- 2267US7420874B2Integrated circuit memory device, system and method having interleaved row and column controlRAMBUS INC·Filed 2005·Granted Sep 2, 2008·5 cites·23 claims
- 2360US10268619B2Cross-threaded memory systemRAMBUS INC·Filed 2016·Granted Apr 23, 2019·0 cites·18 claims
- 2459US9111645B2Request-command encoding for reduced-data-rate testingKASAMSETTY KISHORE VEN·Filed 2009·Granted Aug 18, 2015·5 cites·18 claims
- 2549US9036436B2Supporting calibration for sub-rate operation in clocked memory systemsBANSAL AKASH·Filed 2012·Granted May 19, 2015·1 cites·20 claims
- 2646US8510495B2Cross-threaded memory systemWARE FREDERICK A·Filed 2010·Granted Aug 13, 2013·0 cites·16 claims
- 2743US9349422B2Supporting calibration for sub-rate operation in clocked memory systemsRAMBUS INC·Filed 2015·Granted May 24, 2016·0 cites·20 claims
- 2843US7136310B2Programmable output driver turn-on time for an integrated circuit memory deviceRAMBUS INC·Filed 2004·Granted Nov 14, 2006·3 cites·16 claims
- 2939US2012011331A1Memory system, controller and device that supports a merged memory command protocolWARE FREDERICK A·Filed 2010·Application pending·0 cites
- 3037US8391099B2Integrated circuit memory device, system and method having interleaved row and column controlKASAMSETTY KISHORE·Filed 2011·Granted Mar 5, 2013·0 cites·20 claims
- 3137US2011238870A1Memory System With Command FilteringRAMBUS INC·Filed 2009·Application pending·0 cites
- 3231US2006248305A1Memory device having width-dependent output latencyFANG WAYNE·Filed 2005·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Kishore Ven Kasamsetty files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →