Inventor · disambiguated record
Laurence P. Flora
Also filed as: FLORA LAURENCE P · FLORA LAURENCE PAUL
30 granted patents·1,150 citations·filing 1975–1997
98Inventor score
Top patents by PatentIndex Score
30 records- 0195US4637018AAutomatic signal delay adjustment methodBURROUGHS CORP·Filed 1984·Granted Jan 13, 1987·205 cites·15 claims
- 0294US4722085AHigh capacity disk storage system having unusually high fault tolerance level and bandpassUNISYS CORP·Filed 1986·Granted Jan 26, 1988·198 cites·17 claims
- 0393US4755704AAutomatic clock de-skewing apparatusUNISYS CORP·Filed 1987·Granted Jul 5, 1988·91 cites·16 claims
- 0491US4271526AThree-level, self-clocked data transmission systemBURROUGHS CORP·Filed 1979·Granted Jun 2, 1981·71 cites·8 claims
- 0591US4216426ASelf-clocked data transmission system having automatic signal reversing meansBURROUGHS CORP·Filed 1979·Granted Aug 5, 1980·73 cites·9 claims
- 0690US4754164AMethod for providing automatic clock de-skewing on a circuit boardUNISYS CORP·Filed 1984·Granted Jun 28, 1988·61 cites·11 claims
- 0786US4623805AAutomatic signal delay adjustment apparatusBURROUGHS CORP·Filed 1984·Granted Nov 18, 1986·77 cites·19 claims
- 0880US4282601AThree level data transmission system having means for seeking a constant average value for the transmitted signalsBURROUGHS CORP·Filed 1979·Granted Aug 4, 1981·32 cites·8 claims
- 0975US6223260B1Multi-bus data processing system in which all data words in high level cache memories have any one of four states and all data words in low level cache memories have any one of three statesUNISYS CORP·Filed 1997·Granted Apr 24, 2001·87 cites·2 claims
- 1066US4958351AHigh capacity multiple-disk storage method and apparatus having unusually high fault tolerance level and high bandpassUNISYS CORP·Filed 1988·Granted Sep 18, 1990·36 cites·28 claims
- 1164US4544882AApparatus for testing an integrated circuit chip without concern as to which of the chip's terminals are inputs or outputsBURROUGHS CORP·Filed 1982·Granted Oct 1, 1985·17 cites·11 claims
- 1261US5578945AMethods and apparatus for providing a negative delay on an IC chipUNISYS CORP·Filed 1994·Granted Nov 26, 1996·15 cites·10 claims
- 1359US4167714AConstant impedance transmission line routing networkBURROUGHS CORP·Filed 1978·Granted Sep 11, 1979·12 cites·12 claims
- 1454US5343417AFast multiplierUNISYS CORP·Filed 1992·Granted Aug 30, 1994·26 cites·19 claims
- 1551US5007010AFast BCD/binary adderUNISYS CORP·Filed 1986·Granted Apr 9, 1991·18 cites·9 claims
- 1647US4686677AApparatus and method for detecting time-related faultsUNISYS CORP·Filed 1985·Granted Aug 11, 1987·15 cites·10 claims
- 1746US3961284AOscillator control circuitBURROUGHS CORP·Filed 1975·Granted Jun 1, 1976·8 cites·9 claims
- 1845US5635857AIC chip using a common multiplexor logic element for performing logic operationsUNISYS CORP·Filed 1994·Granted Jun 3, 1997·7 cites·8 claims
- 1944US5696936ALow latency message processor interface using memory mapped Read/Write WindowsUNISYS CORP·Filed 1995·Granted Dec 9, 1997·18 cites·12 claims
- 2043US5666507APipelined microinstruction apparatus and methods with branch prediction and speculative state changingUNISYS CORP·Filed 1995·Granted Sep 9, 1997·16 cites·7 claims
- 2143US4539517AMethod for testing an integrated circuit chip without concern as to which of the chip's terminals are inputs or outputsBURROUGHS CORP·Filed 1982·Granted Sep 3, 1985·7 cites·11 claims
- 2242US4803655AData processing system employing a plurality of rapidly switchable pages for providing data transfer between modulesUNISYS CORP·Filed 1987·Granted Feb 7, 1989·11 cites·8 claims
- 2341US4472772AHigh speed microinstruction execution apparatusBURROUGHS CORP·Filed 1981·Granted Sep 18, 1984·10 cites·11 claims
- 2439US4331951ABCD-to-Binary converterBURROUGHS CORP·Filed 1980·Granted May 25, 1982·6 cites·12 claims
- 2537US6100734AIC chip using a phase-locked loop for providing signals having different timing edgesUNISYS CORP·Filed 1994·Granted Aug 8, 2000·6 cites·10 claims
- 2636US5146424ADigital adder having a high-speed low-capacitance carry bypass signal pathUNISYS CORP·Filed 1991·Granted Sep 8, 1992·8 cites·17 claims
- 2735US5813034AMethod and circuitry for modifying data words in a multi-level distributed data processing systemUNISYS CORP·Filed 1996·Granted Sep 22, 1998·8 cites·8 claims
- 2833US4376275AVery fast BCD-to-binary converterBURROUGHS CORP·Filed 1981·Granted Mar 8, 1983·2 cites·11 claims
- 2933US4241414ABinary adder employing a plurality of levels of individually programmed PROMSBURROUGHS CORP·Filed 1979·Granted Dec 23, 1980·2 cites·12 claims
- 3031US5586071AEnhanced fast multiplierNISYS CORP·Filed 1994·Granted Dec 17, 1996·7 cites·22 claims
Join the waitlist — get patent alerts
Get an alert when Laurence P. Flora files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →