Inventor · disambiguated record
Ling Chen
Also filed as: CHEN LING · CHEN LING-YUN
24 granted patents·1,388 citations·filing 1991–2005
97Inventor score
Files withTAIWAN SEMICONDUCTOR MFG12INTEGRATED SILICON SOLUTION4MACRONIX INT CO LTD4HOLTEK MICROELECTRONICS INC2CHEN LING-YUN1
Top patents by PatentIndex Score
24 records- 0197US5399891AFloating gate or flash EPROM transistor array having contactless source and drain diffusionsMACRONIX INT CO LTD·Filed 1994·Granted Mar 21, 1995·145 cites·54 claims
- 0296US5441907AProcess for manufacturing a plug-diode mask ROMTAIWAN SEMICONDUCTOR MFG·Filed 1994·Granted Aug 15, 1995·162 cites·10 claims
- 0394US5595927AMethod for making self-aligned source/drain mask ROM memory cell using trench etched channelTAIWAN SEMICONDUCTOR MFG·Filed 1995·Granted Jan 21, 1997·157 cites·31 claims
- 0492US5631179AMethod of manufacturing metallic source line, self-aligned contact for flash memory devicesTAIWAN SEMICONDUCTOR MFG·Filed 1995·Granted May 20, 1997·86 cites·21 claims
- 0591US5684733AFixed resistance high density parallel ROM deviceHOLTEK MICROELECTRONICS INC·Filed 1996·Granted Nov 4, 1997·212 cites·9 claims
- 0689US5962903APlanarized plug-diode mask ROM structureTAIWAN SEMICONDUCTOR MFG·Filed 1996·Granted Oct 5, 1999·72 cites·12 claims
- 0788US5633185AMethod of making a non-volatile memory cellMACRONIX INT CO LTD·Filed 1995·Granted May 27, 1997·61 cites·15 claims
- 0885US5589413AMethod of manufacturing self-aligned bit-line during EPROM fabricationTAIWAN SEMICONDUCTOR MFG·Filed 1995·Granted Dec 31, 1996·49 cites·20 claims
- 0984US5510287AMethod of making vertical channel mask ROMTAIWAN SEMICONDUCTOR MANUF COM·Filed 1994·Granted Apr 23, 1996·58 cites·19 claims
- 1083US5734607AMethod of manufacturing self-aligned bit-line and device manufactured therbyTAIWAN SEMICONDUCTOR MFG·Filed 1996·Granted Mar 31, 1998·43 cites·17 claims
- 1182US7144316B1Auger device for an auger device for a nozzle of a sausage-making machineCHEN LING-YUN·Filed 2005·Granted Dec 5, 2006·12 cites·4 claims
- 1281US5777919ASelect gate enhanced high density read-only-memory deviceHOLTEK MICROELECTRONICS INC·Filed 1996·Granted Jul 7, 1998·66 cites·5 claims
- 1378US5691938ANon-volatile memory cell and array architectureMACRONIX INT CO LTD·Filed 1994·Granted Nov 25, 1997·31 cites·23 claims
- 1477US5814862AMetallic source line and drain plug with self-aligned contacts for flash memory deviceTAIWAN SEMICONDUCTOR MFG·Filed 1997·Granted Sep 29, 1998·33 cites·18 claims
- 1573US5373465ANon-volatile semiconductor memory cellINTEGRATED SILICON SOLUTION·Filed 1993·Granted Dec 13, 1994·27 cites·3 claims
- 1671US5453388AMethod of making an EEPROMINTEGRATED SILICON SOLUTION·Filed 1993·Granted Sep 26, 1995·25 cites·2 claims
- 1767US5751040ASelf-aligned source/drain mask ROM memory cell using trench etched channelTAIWAN SEMICONDUCTOR MFG·Filed 1996·Granted May 12, 1998·26 cites·20 claims
- 1867US5480830AMethod of making depleted gate transistor for high voltage operationTAIWAN SEMICONDUCTOR MFG·Filed 1995·Granted Jan 2, 1996·33 cites·18 claims
- 1961US5317179ANon-volatile semiconductor memory cellINTEGRATED SILICON SOLUTION·Filed 1991·Granted May 31, 1994·16 cites·9 claims
- 2061US5216268AFull-featured EEPROMINTEGRATED SILICON SOLUTION·Filed 1991·Granted Jun 1, 1993·21 cites·3 claims
- 2160US5453391AMethod for manufacturing a contactless floating gate transistor arrayMACRONIX INT CO LTD·Filed 1993·Granted Sep 26, 1995·14 cites·21 claims
- 2259US5747856AVertical channel masked ROM memory cell with epitaxyTAIWAN SEMICONDUCTOR MFG·Filed 1997·Granted May 5, 1998·16 cites·26 claims
- 2355US5637903ADepleted gate transistor for high voltage operationTAIWAN SEMICONDUCTOR MFG·Filed 1995·Granted Jun 10, 1997·19 cites·2 claims
- 2437US6200861B1Method of fabricating high density multiple states mask ROM cellsTAIWAN SEMICONDUCTOR MFG·Filed 1999·Granted Mar 13, 2001·4 cites·22 claims
Join the waitlist — get patent alerts
Get an alert when Ling Chen files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →