Inventor · disambiguated record
Madhu Yashwanth Boenapalli
Also filed as: BOENAPALLI MADHU YASHWANTH
21 granted patents·6 pending applications·29 citations·filing 2017–2024
91Inventor score
Files withQUALCOMM INC27
Top patents by PatentIndex Score
27 records- 0191US10410730B1Selectively synchronizing flash memory block refreshes based in part upon memory block temperatureQUALCOMM INC·Filed 2018·Granted Sep 10, 2019·12 cites·30 claims
- 0290US11966341B1Host performance booster L2P handoffQUALCOMM INC·Filed 2022·Granted Apr 23, 2024·2 cites·30 claims
- 0388US12298912B1Enhanced write buffer flush scheme for memory devices with high density storage memory architectureQUALCOMM INC·Filed 2023·Granted May 13, 2025·2 cites·27 claims
- 0486US11800342B2Emergency or stealth responses triggered by fingerprint sensorQUALCOMM INC·Filed 2021·Granted Oct 24, 2023·2 cites·26 claims
- 0585US12265729B1Enhanced write buffer flush scheme for memory devices with high density storage memory architectureQUALCOMM INC·Filed 2024·Granted Apr 1, 2025·2 cites·30 claims
- 0684US10078611B1Smart handling of input/output interruptsQUALCOMM INC·Filed 2017·Granted Sep 18, 2018·5 cites·20 claims
- 0769US10762336B2Face recognition in low light conditions for unlocking an electronic deviceQUALCOMM INC·Filed 2018·Granted Sep 1, 2020·2 cites·13 claims
- 0868US10769079B2Effective gear-shifting by queue based implementationQUALCOMM INC·Filed 2018·Granted Sep 8, 2020·1 cites·38 claims
- 0960US12481596B2Efficient offloading of background operationsQUALCOMM INC·Filed 2022·Granted Nov 25, 2025·0 cites·28 claims
- 1060US12197775B2Memory devices write buffer managementQUALCOMM INC·Filed 2023·Granted Jan 14, 2025·0 cites·27 claims
- 1160US12197771B2Universal flash storage read throughput enhancementsQUALCOMM INC·Filed 2023·Granted Jan 14, 2025·0 cites·25 claims
- 1260US10725706B1Apparatus and method of scheduling universal flash storage refresh operations according to a refresh handover mechanismQUALCOMM INC·Filed 2019·Granted Jul 28, 2020·1 cites·10 claims
- 1359US12346592B2Write throughput improvement of flash memory deviceQUALCOMM INC·Filed 2023·Granted Jul 1, 2025·0 cites·30 claims
- 1458US12333146B2Packed commands for communicating with flash memory systemQUALCOMM INC·Filed 2023·Granted Jun 17, 2025·0 cites·22 claims
- 1558US11782837B2Systems and methods for fast memory accessQUALCOMM INC·Filed 2021·Granted Oct 10, 2023·0 cites·29 claims
- 1656US11275620B2Efficient utilization of turbo-write buffersQUALCOMM INC·Filed 2020·Granted Mar 15, 2022·0 cites·19 claims
- 1752US12417196B2Systems and methods for reducing latency and power consumption in a peripheral component interconnect express (PCIe) systemQUALCOMM INC·Filed 2023·Granted Sep 16, 2025·0 cites·23 claims
- 1851US12423252B2Systems and methods for reducing latency and improving performance in a peripheral component interconnect express (PCIe) systemQUALCOMM INC·Filed 2023·Granted Sep 23, 2025·0 cites·12 claims
- 1951US12326828B2Systems and methods for performing link speed switching in a peripheral component interconnect express (PCIe) systemQUALCOMM INC·Filed 2023·Granted Jun 10, 2025·0 cites·27 claims
- 2051US2025341966A1Power state transition with flash memory systemQUALCOMM INC·Filed 2024·Application pending·0 cites
- 2150US11048438B2Data rate shifting based on temperatureQUALCOMM INC·Filed 2019·Granted Jun 29, 2021·0 cites·20 claims
- 2244US2021117127A1Efficient command queue in universal flash storage (ufs)QUALCOMM INC·Filed 2019·Application pending·0 cites
- 2343US10630568B2Transmission control protocol timestamp rewritingQUALCOMM INC·Filed 2018·Granted Apr 21, 2020·0 cites·27 claims
- 2440US2021263720A1Systems and methods for flash memory conflict avoidanceQUALCOMM INC·Filed 2020·Application pending·0 cites
- 2540US2019179540A1Concurrent access for multiple storage devicesQUALCOMM INC·Filed 2017·Application pending·0 cites
- 2639US2021109674A1Memory command queue managementQUALCOMM INC·Filed 2019·Application pending·0 cites
- 2734US2020241625A1Transitioning universal flash storage (ufs) gears during a clock gate/hibernation delayQUALCOMM INC·Filed 2019·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Madhu Yashwanth Boenapalli files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →