Inventor · disambiguated record
Marco Ferrario
Also filed as: FERRARIO MARCO
8 granted patents·1 pending application·23 citations·filing 2003–2015
81Inventor score
Top patents by PatentIndex Score
9 records- 0179US7359246B2Memory device with a ramp-like voltage biasing structure based on a current generatorST MICROELECTRONICS SRL·Filed 2006·Granted Apr 15, 2008·12 cites·24 claims
- 0259US7596023B2Memory device employing three-level cells and related methods of managingMAGNAVACCA ALESSANDRO·Filed 2007·Granted Sep 29, 2009·5 cites·20 claims
- 0358US9208835B2Timing violation handling in a synchronous interface memoryFERRARIO MARCO·Filed 2009·Granted Dec 8, 2015·2 cites·16 claims
- 0451US9558799B2Timing violation handling in a synchronous interface memoryMICRON TECHNOLOGY INC·Filed 2015·Granted Jan 31, 2017·0 cites·20 claims
- 0550US7317637B2Programming method of multilevel memories and corresponding circuitST MICROELECTRONICS SRL·Filed 2005·Granted Jan 8, 2008·2 cites·18 claims
- 0644US8832392B2Indexed register access for memory deviceMICRON TECHNOLOGY INC·Filed 2013·Granted Sep 9, 2014·0 cites·21 claims
- 0738US6956787B2Method and device for timing random reading of a memory deviceST MICROELECTRONICS SRL·Filed 2003·Granted Oct 18, 2005·2 cites·17 claims
- 0836US8539189B2Indexed register access for memory deviceFERRARIO MARCO·Filed 2010·Granted Sep 17, 2013·0 cites·24 claims
- 0936US2012137093A1Reliable write for non-volatile memoryFERRARIO MARCO·Filed 2010·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Marco Ferrario files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →