Inventor · disambiguated record
Masazumi Maeda
Also filed as: MAEDA MASAZUMI
12 granted patents·2 pending applications·12 citations·filing 2009–2020
83Inventor score
Files withFUJITSU LTD14
Top patents by PatentIndex Score
14 records- 0174US10249371B2Control circuit, semiconductor storage device, and method of controlling semiconductor storage deviceFUJITSU LTD·Filed 2017·Granted Apr 2, 2019·4 cites·13 claims
- 0263US9742413B2Electronic device and information processing apparatusFUJITSU LTD·Filed 2015·Granted Aug 22, 2017·2 cites·4 claims
- 0360US8040192B2Power supply voltage output circuitFUJITSU LTD·Filed 2009·Granted Oct 18, 2011·4 cites·5 claims
- 0457US9362877B2Electronic component, information processing apparatus, and electronic component control methodFUJITSU LTD·Filed 2014·Granted Jun 7, 2016·1 cites·9 claims
- 0554US9571110B2Delay circuit, delay locked loop circuit including delay circuit and processor including delay locked loop circuitFUJITSU LTD·Filed 2015·Granted Feb 14, 2017·1 cites·8 claims
- 0641US10720202B2Apparatus for memory controlFUJITSU LTD·Filed 2019·Granted Jul 21, 2020·0 cites·5 claims
- 0741US10256798B2Test method of delay circuit including delay lineFUJITSU LTD·Filed 2016·Granted Apr 9, 2019·0 cites·6 claims
- 0841US2021034541A1Memory system, memory control device, and memory control methodFUJITSU LTD·Filed 2020·Application pending·0 cites
- 0940US10002670B2Memory and memory control methodFUJITSU LTD·Filed 2017·Granted Jun 19, 2018·0 cites·8 claims
- 1039US7977988B2Delay adjusting method, and delay circuitFUJITSU LTD·Filed 2009·Granted Jul 12, 2011·0 cites·8 claims
- 1138US10409686B2Apparatus and method to determine plural locations in communication circuits at which failures have occurredFUJITSU LTD·Filed 2017·Granted Sep 10, 2019·0 cites·7 claims
- 1237US10614901B2Memory controller, information processing system, and nonvolatile-memory defect determination methodFUJITSU LTD·Filed 2018·Granted Apr 7, 2020·0 cites·19 claims
- 1336US10497445B2Memory control circuit, memory, and memory control methodFUJITSU LTD·Filed 2018·Granted Dec 3, 2019·0 cites·9 claims
- 1432US2017163268A1Delay circuit, dll circuit, and fault recovery method of delay circuitFUJITSU LTD·Filed 2016·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Masazumi Maeda files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →