Inventor · disambiguated record
Mark Rosenbluth
Also filed as: ROSENBLUTH MARK · ROSENBLUTH MARK B
90 granted patents·27 pending applications·1,984 citations·filing 1995–2025
99Inventor score
Top patents by PatentIndex Score
117 records- 0197US7437510B2Instruction-assisted cache management for efficient use of cache and memoryINTEL CORP·Filed 2005·Granted Oct 14, 2008·78 cites·22 claims
- 0296US8738860B1Computing in parallel processing environmentsGRIFFIN PATRICK ROBERT·Filed 2011·Granted May 27, 2014·593 cites·9 claims
- 0396US8230120B2PCI express enhancements and extensionsAJANOVIC JASMIN·Filed 2011·Granted Jul 24, 2012·21 cites·28 claims
- 0496US7949794B2PCI express enhancements and extensionsINTEL CORP·Filed 2006·Granted May 24, 2011·41 cites·22 claims
- 0596US6868476B2Software controlled content addressable memory in a general purpose execution datapathINTEL CORP·Filed 2002·Granted Mar 15, 2005·105 cites·22 claims
- 0694US8230119B2PCI express enhancements and extensionsAJANOVIC JASMIN·Filed 2010·Granted Jul 24, 2012·14 cites·3 claims
- 0794US8099523B2PCI express enhancements and extensions including transactions having prefetch parametersAJANOVIC JASMIN·Filed 2011·Granted Jan 17, 2012·16 cites·4 claims
- 0894US7689867B2Multiprocessor breakpointINTEL CORP·Filed 2005·Granted Mar 30, 2010·43 cites·23 claims
- 0993US7899943B2PCI express enhancements and extensionsINTEL CORP·Filed 2007·Granted Mar 1, 2011·16 cites·23 claims
- 1093US7418571B2Memory interleavingINTEL CORP·Filed 2005·Granted Aug 26, 2008·33 cites·16 claims
- 1192US8073981B2PCI express enhancements and extensionsAJANOVIC JASMIN·Filed 2007·Granted Dec 6, 2011·14 cites·12 claims
- 1292US7577792B2Heterogeneous processors sharing a common cacheINTEL CORP·Filed 2005·Granted Aug 18, 2009·20 cites·44 claims
- 1392US7216204B2Mechanism for providing early coherency detection to enable high performance memory updates in a latency sensitive multithreaded environmentINTEL CORP·Filed 2002·Granted May 8, 2007·76 cites·20 claims
- 1491US8549183B2PCI express enhancements and extensionsAJANOVIC JASMIN·Filed 2010·Granted Oct 1, 2013·8 cites·22 claims
- 1591US8447888B2PCI express enhancements and extensionsAJANOVIC JASMIN·Filed 2011·Granted May 21, 2013·8 cites·15 claims
- 1691US7930566B2PCI express enhancements and extensionsINTEL CORP·Filed 2007·Granted Apr 19, 2011·13 cites·17 claims
- 1791US7360031B2Method and apparatus to enable I/O agents to perform atomic operations in shared, coherent memory spacesINTEL CORP·Filed 2005·Granted Apr 15, 2008·30 cites·22 claims
- 1890US8555101B2PCI express enhancements and extensionsAJANOVIC JASMIN·Filed 2011·Granted Oct 8, 2013·7 cites·10 claims
- 1990US7246197B2Software controlled content addressable memory in a general purpose execution datapathINTEL CORP·Filed 2005·Granted Jul 17, 2007·20 cites·18 claims
- 2090US7200713B2Method of implementing off-chip cache memory in dual-use SRAM memory for network processorsINTEL CORP·Filed 2004·Granted Apr 3, 2007·61 cites·36 claims
- 2190US6934951B2Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical sectionINTEL CORP·Filed 2002·Granted Aug 23, 2005·54 cites·25 claims
- 2289US8473642B2PCI express enhancements and extensions including device window cachingAJANOVIC JASMIN·Filed 2011·Granted Jun 25, 2013·6 cites·12 claims
- 2389US7650558B2Systems, methods, and apparatuses for using the same memory type for both error check and non-error check memory systemsINTEL CORP·Filed 2005·Granted Jan 19, 2010·20 cites·13 claims
- 2488US9032103B2Transaction re-orderingINTEL CORP·Filed 2012·Granted May 12, 2015·5 cites·27 claims
- 2588US9026682B2Prefectching in PCI expressINTEL CORP·Filed 2012·Granted May 5, 2015·5 cites·35 claims
- 2688US8793404B2Atomic operationsAJANOVIC JASMIN·Filed 2012·Granted Jul 29, 2014·5 cites·6 claims
- 2787US9098415B2PCI express transaction descriptorINTEL CORP·Filed 2012·Granted Aug 4, 2015·4 cites·39 claims
- 2886US12111779B2Node identification allocation in a multi-tile system with multiple derivativesMELLANOX TECHNOLOGIES LTD·Filed 2022·Granted Oct 8, 2024·1 cites·24 claims
- 2986US8799579B2Caching for heterogeneous processorsINTEL CORP·Filed 2013·Granted Aug 5, 2014·5 cites·26 claims
- 3086US7853951B2Lock sequencing to reorder and grant lock requests from multiple program threadsINTEL CORP·Filed 2005·Granted Dec 14, 2010·16 cites·21 claims
- 3186US7257665B2Branch-aware FIFO for interprocessor data sharingINTEL CORP·Filed 2003·Granted Aug 14, 2007·45 cites·6 claims
- 3285US10877761B1Write reordering in a multiprocessor systemMELLANOX TECHNOLOGIES LTD·Filed 2019·Granted Dec 29, 2020·4 cites·20 claims
- 3385US7302549B2Processing packet sequence using same function set pipelined multiple threads spanning over multiple processing engines and having exclusive data accessINTEL CORP·Filed 2005·Granted Nov 27, 2007·13 cites·18 claims
- 3485US6779084B2Enqueue operations for multi-buffer packetsINTEL CORP·Filed 2002·Granted Aug 17, 2004·45 cites·30 claims
- 3584US9965393B2Caching for heterogeneous processorsINTEL CORP·Filed 2015·Granted May 8, 2018·2 cites·5 claims
- 3684US8156285B2Heterogeneous processors sharing a common cacheHADY FRANK T·Filed 2009·Granted Apr 10, 2012·8 cites·14 claims
- 3783US10394653B1Computing in parallel processing environmentsMELLANOXTECHNOLOGIES LTD·Filed 2017·Granted Aug 27, 2019·5 cites·18 claims
- 3883US8402222B2Caching for heterogeneous processorsHADY FRANK T·Filed 2012·Granted Mar 19, 2013·4 cites·24 claims
- 3983US6738831B2Command orderingINTEL CORP·Filed 2001·Granted May 18, 2004·35 cites·30 claims
- 4082US10528519B2Computing in parallel processing environmentsMELLANOX TECHNOLOGIES LTD·Filed 2017·Granted Jan 7, 2020·3 cites·20 claims
- 4180US9535838B2Atomic operations in PCI expressINTEL CORP·Filed 2012·Granted Jan 3, 2017·2 cites·25 claims
- 4280US7158964B2Queue managementINTEL CORP·Filed 2001·Granted Jan 2, 2007·28 cites·31 claims
- 4379US7443836B2Processing a data packetINTEL CORP·Filed 2003·Granted Oct 28, 2008·28 cites·26 claims
- 4479US6941438B2Memory interleavingINTEL CORP·Filed 2003·Granted Sep 6, 2005·21 cites·15 claims
- 4578US10339061B2Caching for heterogeneous processorsINTEL CORP·Filed 2016·Granted Jul 2, 2019·1 cites·13 claims
- 4678US8380923B2Queue arrays in network devicesINTEL CORP·Filed 2010·Granted Feb 19, 2013·4 cites·11 claims
- 4778US7684970B2Graphical user interface for use during processor simulationINTEL CORP·Filed 2004·Granted Mar 23, 2010·25 cites·10 claims
- 4878US7487505B2Multithreaded microprocessor with register allocation based on number of active threadsINTEL CORP·Filed 2002·Granted Feb 3, 2009·21 cites·21 claims
- 4978US7269179B2Control mechanisms for enqueue and dequeue operations in a pipelined network processorINTEL CORP·Filed 2001·Granted Sep 11, 2007·26 cites·14 claims
- 5077US7181594B2Context pipelinesINTEL CORP·Filed 2002·Granted Feb 20, 2007·24 cites·38 claims
Showing the top 50 of 117 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Mark Rosenbluth files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →