Inventor · disambiguated record
Mark Taylor
Also filed as: TAYLOR MARK · TAYLOR MARK E · TAYLOR MARK ERBY · TAYLOR MARK S
30 granted patents·2 pending applications·1,113 citations·filing 1987–2013
98Inventor score
Files withCOMPAQ COMPUTER CORP18ALLEN BRADLEY CO4ROCKWELL AUTOMATION TECH INC3IBM2ATKINSON LEE WARREN1
Top patents by PatentIndex Score
32 records- 0193US5737604AMethod and apparatus for independently resetting processors and cache controllers in multiple processor systemsCOMPAQ COMPUTER CORP·Filed 1996·Granted Apr 7, 1998·197 cites·12 claims
- 0286US5966304ARedundant automation controller permitting replacement of components during operationALLEN BRADLEY CO·Filed 1997·Granted Oct 12, 1999·104 cites·8 claims
- 0385US6125449AControlling power states of a computerCOMPAQ COMPUTER CORP·Filed 1998·Granted Sep 26, 2000·120 cites·48 claims
- 0480US7680900B2Publish/subscribe messaging systemIBM·Filed 2008·Granted Mar 16, 2010·8 cites·3 claims
- 0579US5966301ARedundant processor controller providing upgrade recoveryALLEN BRADLEY CO·Filed 1997·Granted Oct 12, 1999·72 cites·7 claims
- 0676US5963448AIndustrial controller having redundancy and using connected messaging and connection identifiers to enable rapid switchover without requiring new connections to be opened or closed at switchoverALLEN BRADLEY CO·Filed 1997·Granted Oct 5, 1999·79 cites·12 claims
- 0773US5535395APrioritization of microprocessors in multiprocessor computer systemsCOMPAQ COMPUTER CORP·Filed 1992·Granted Jul 9, 1996·68 cites·8 claims
- 0872US9250897B2Systems and methods that facilitate management of add-on instruction generation, selection, and/or monitoring during executionROCKWELL AUTOMATION TECH INC·Filed 2013·Granted Feb 2, 2016·2 cites·16 claims
- 0972US5553310ASplit transactions and pipelined arbitration of microprocessors in multiprocessing computer systemsCOMPAQ COMPUTER CORP·Filed 1992·Granted Sep 3, 1996·64 cites·9 claims
- 1071US4807266ACircuit and method for performing equal duty cycle odd value clock division and clock synchronizationCOMPAQ COMPUTER CORP·Filed 1987·Granted Feb 21, 1989·20 cites·30 claims
- 1165US5870568ADouble buffering operations between the memory bus and the expansion bus of a computer systemCOMPAQ COMPUTER CORP·Filed 1997·Granted Feb 9, 1999·38 cites·42 claims
- 1264US7412493B2Publish/subscribe messaging systemIBM·Filed 2003·Granted Aug 12, 2008·8 cites·7 claims
- 1364US5519839ADouble buffering operations between the memory bus and the expansion bus of a computer systemCOMPAQ COMPUTER CORP·Filed 1992·Granted May 21, 1996·35 cites·15 claims
- 1464US5303364APaged memory controllerCOMPAQ COMPUTER CORP·Filed 1992·Granted Apr 12, 1994·42 cites·20 claims
- 1563US8949497B2Method and apparatus for interleaving bursts of high-speed serial interconnect link training with bus data transactionsHOPGOOD MICHAEL·Filed 2011·Granted Feb 3, 2015·3 cites·20 claims
- 1660US5870602AMulti-processor system with system wide reset and partial system reset capabilitiesCOMPAQ COMPUTER CORP·Filed 1998·Granted Feb 9, 1999·38 cites·78 claims
- 1759US5966300ARedundant automation controller with deductive power-upALLEN BRADLEY CO·Filed 1997·Granted Oct 12, 1999·28 cites·10 claims
- 1858US6076133AComputer interface with hardwire button arrayCOMPAQ COMPUTER CORP·Filed 1997·Granted Jun 13, 2000·40 cites·23 claims
- 1957US6018620ADouble buffering operations between the memory bus and the expansion bus of a computer systemCOMPAQ COMPUTER CORP·Filed 1996·Granted Jan 25, 2000·28 cites·23 claims
- 2057US5465360AMethod and apparatus for independently resetting processors and cache controllers in multiple processor systemsCOMPAQ COMPUTER CORP·Filed 1993·Granted Nov 7, 1995·25 cites·6 claims
- 2153US5163143AEnhanced locked bus cycle control in a cache memory computer systemCOMPAQ COMPUTER CORP·Filed 1990·Granted Nov 10, 1992·27 cites·5 claims
- 2252US5134713ACoprocessor detection circuitCOMPAQ COMPUTER CORP·Filed 1989·Granted Jul 28, 1992·24 cites·7 claims
- 2350US8393004B2Systems and methods for protecting information used by mobile devicesIBRAHIM WAEL M·Filed 2008·Granted Mar 5, 2013·0 cites·17 claims
- 2450US8365145B2Systems and methods that facilitate management of add-on instruction generation, selection, and/or monitoring during executionROCKWELL AUTOMATION TECH INC·Filed 2008·Granted Jan 29, 2013·0 cites·11 claims
- 2545US7457671B2Systems and methods that facilitate management of add-on instruction generation, selection, and/or monitoring during executionROCKWELL AUTOMATION TECH INC·Filed 2004·Granted Nov 25, 2008·1 cites·30 claims
- 2642US2015220112A1First and Second Housing and A Mass Storage DeviceATKINSON LEE WARREN·Filed 2012·Application pending·0 cites
- 2739US5253358ACache memory expansion and transparent interconnectionCOMPAQ COMPUTER CORP·Filed 1992·Granted Oct 12, 1993·15 cites·14 claims
- 2838US9847891B2System and method for detecting reuse of an existing known high-speed serial interconnect linkWYATT DAVID·Filed 2011·Granted Dec 19, 2017·0 cites·17 claims
- 2937US5987537AFunction selector with external hard wired button array on computer chassis that generates interrupt to system processorCOMPAQ COMPUTER CORP·Filed 1997·Granted Nov 16, 1999·12 cites·21 claims
- 3036US5611078AMethod and apparatus for independently resetting processors and cache controllers in multiple processor systemsCOMPAQ COMPUTER CORP·Filed 1995·Granted Mar 11, 1997·6 cites·8 claims
- 3135US5751998AMemory accessing system with portions of memory being selectively write protectable and relocatable based on predefined register bits and memory selection RAM outputsCOMPAQ COMPUTER CORP·Filed 1995·Granted May 12, 1998·9 cites·24 claims
- 3235US2002169726A1System and product for pervasive commerceFiled 2001·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Mark Taylor files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →