Inventor · disambiguated record
Mark A Warriner
Also filed as: WARRINER MARK A
4 granted patents·18 citations·filing 2016–2017
68Inventor score
Files withMICROSEMI SEMICONDUCTOR ULC4
Top patents by PatentIndex Score
4 records- 0191US10069503B2Method of speeding up output alignment in a digital phase locked loopMICROSEMI SEMICONDUCTOR ULC·Filed 2017·Granted Sep 4, 2018·15 cites·17 claims
- 0263US9858134B2Low latency digital clock fault detectorMICROSEMI SEMICONDUCTOR ULC·Filed 2016·Granted Jan 2, 2018·1 cites·20 claims
- 0361US10002090B2Method for improving the performance of synchronous serial interfacesMICROSEMI SEMICONDUCTOR ULC·Filed 2016·Granted Jun 19, 2018·1 cites·12 claims
- 0453US9595972B2Digital phase locked loop arrangement with master clock redundancyMICROSEMI SEMICONDUCTOR ULC·Filed 2016·Granted Mar 14, 2017·1 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Mark A Warriner files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →