Inventor · disambiguated record
Meng-Xiang Lee
Also filed as: LEE MENG-XIANG
17 granted patents·2 pending applications·22 citations·filing 2012–2025
90Inventor score
Top patents by PatentIndex Score
19 records- 0196US10963609B2Method for analyzing electromigration (EM) in integrated circuitTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Mar 30, 2021·5 cites·20 claims
- 0290US11455448B2Method for analyzing electromigration (EM) in integrated circuitTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Sep 27, 2022·2 cites·20 claims
- 0389US11532562B2Routing structure and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Dec 20, 2022·2 cites·20 claims
- 0479US11748542B2Systems and methods for integrated circuit layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Sep 5, 2023·1 cites·19 claims
- 0576US12254260B2Systems and methods for integrated circuit layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Granted Mar 18, 2025·0 cites·20 claims
- 0676US2025209249A1Systems and methods for integrated circuit layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2025·Application pending·0 cites
- 0776US2024379552A1Layouts for conductive layers in integrated circuitsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2024·Application pending·0 cites
- 0874US12107048B2Layouts for conductive layers in integrated circuitsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Granted Oct 1, 2024·0 cites·20 claims
- 0974US11929331B2Routing structureTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Mar 12, 2024·0 cites·20 claims
- 1074US9311440B2System and method of electromigration avoidance for automatic place-and-routeKAO JERRY·Filed 2012·Granted Apr 12, 2016·5 cites·20 claims
- 1173US10664641B2Integrated device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted May 26, 2020·1 cites·20 claims
- 1271US10509886B2Method, system, and storage medium for RC extraction using hierarchical modeling architectureTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Dec 17, 2019·1 cites·20 claims
- 1370US8826195B2Layout modification method and systemLEE MENG-XIANG·Filed 2012·Granted Sep 2, 2014·3 cites·20 claims
- 1469US10726174B2System and method for simulating reliability of circuit designTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted Jul 28, 2020·1 cites·20 claims
- 1568US9400866B2Layout modification method and systemTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2015·Granted Jul 26, 2016·1 cites·20 claims
- 1667US11600568B2Layouts for conductive layers in integrated circuitsTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Mar 7, 2023·0 cites·20 claims
- 1764US11657199B2Method for analyzing electromigration (EM) in integrated circuitTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted May 23, 2023·0 cites·20 claims
- 1864US10977415B2Integrated device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Apr 13, 2021·0 cites·18 claims
- 1958US9122839B2Layout modification method and systemTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2014·Granted Sep 1, 2015·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Meng-Xiang Lee files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →