Inventor · disambiguated record
Michael J. Grubisich
Also filed as: GRUBISICH MICHAEL J
14 granted patents·344 citations·filing 1992–2014
94Inventor score
Top patents by PatentIndex Score
14 records- 0187US6668346B1Digital process monitorSUN MICROSYSTEMS INC·Filed 2000·Granted Dec 23, 2003·39 cites·10 claims
- 0279US5581115ABipolar transistors using isolated selective doping to improve performance characteristicsNAT SEMICONDUCTOR CORP·Filed 1994·Granted Dec 3, 1996·41 cites·19 claims
- 0379US5455189AMethod of forming BICMOS structuresNAT SEMICONDUCTOR CORP·Filed 1994·Granted Oct 3, 1995·38 cites·22 claims
- 0478US5387813ATransistors with emitters having at least three sidesNAT SEMICONDUCTOR CORP·Filed 1992·Granted Feb 7, 1995·28 cites·22 claims
- 0577US5698459AFabrication of bipolar transistors using selective doping to improve performance characteristicsNAT SEMICONDUCTOR CORP·Filed 1995·Granted Dec 16, 1997·48 cites·24 claims
- 0676US8785246B2Multiple seal-ring structure for the design, fabrication, and packaging of integrated circuitsVU DUC ANH·Filed 2012·Granted Jul 22, 2014·8 cites·12 claims
- 0772US5580798AMethod of fabricating bipolar transistor having a guard ringNAT SEMICONDUCTOR CORP·Filed 1994·Granted Dec 3, 1996·29 cites·7 claims
- 0869US5389553AMethods for fabrication of transistorsNAT SEMICONDUCTOR CORP·Filed 1993·Granted Feb 14, 1995·30 cites·15 claims
- 0962US5589409AFabrication of bipolar transistors with improved output current-voltage characteristicsNAT SEMICONDUCTOR CORP·Filed 1995·Granted Dec 31, 1996·25 cites·12 claims
- 1060US5508552ATransistors with multiple emitters, and transistors with substantially square base emitter junctionsNAT SEMICONDUCTOR CORP·Filed 1994·Granted Apr 16, 1996·13 cites·15 claims
- 1159US9209137B2Multiple seal-ring structure for the design, fabrication, and packaging of integrated circuitsAVAGO TECHNOLOGIES GENERAL IP·Filed 2014·Granted Dec 8, 2015·1 cites·8 claims
- 1256US5548158AStructure of bipolar transistors with improved output current-voltage characteristicsNAT SEMICONDUCTOR CORP·Filed 1994·Granted Aug 20, 1996·15 cites·22 claims
- 1353US5451546AMasking method used in salicide process for improved yield by preventing damage to oxide spacersNAT SEMICONDUCTOR CORP·Filed 1994·Granted Sep 19, 1995·22 cites·9 claims
- 1443US5543653ABipolar and BiCMOS structuresNAT SEMICONDUCTOR CORP·Filed 1994·Granted Aug 6, 1996·7 cites·6 claims
Join the waitlist — get patent alerts
Get an alert when Michael J. Grubisich files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →