Inventor · disambiguated record
Michael Josephides
Also filed as: JOSEPHIDES MICHAEL
4 granted patents·1 pending application·32 citations·filing 2002–2008
74Inventor score
Technology areasG06F
Top patents by PatentIndex Score
5 records- 0177US8046726B2Waiver mechanism for physical verification of system designsLSI CORP·Filed 2008·Granted Oct 25, 2011·9 cites·20 claims
- 0266US7231626B2Method of implementing an engineering change order in an integrated circuit design by windowsLSI CORP·Filed 2004·Granted Jun 12, 2007·15 cites·8 claims
- 0356US6775811B2Chip design method for designing integrated circuit chips with embedded memoriesLSI LOGIC CORP·Filed 2002·Granted Aug 10, 2004·5 cites·15 claims
- 0452US7302654B2Method of automating place and route corrections for an integrated circuit design from physical design validationLSI CORP·Filed 2004·Granted Nov 27, 2007·3 cites·8 claims
- 0544US2006090144A1Method of automating place and route corrections for an integrated circuit design from physical design validationLSI LOGIC CORP·Filed 2004·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Michael Josephides files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →