Inventor · disambiguated record
Ming-Tao Yu
Also filed as: Yu ming-tao
11 granted patents·2 pending applications·28 citations·filing 2017–2023
87Inventor score
Files withTAIWAN SEMICONDUCTOR MFG CO LTD13
Top patents by PatentIndex Score
13 records- 0195US11256844B2Cell row arrangement in regions of integrated circuit layoutTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Feb 22, 2022·4 cites·20 claims
- 0294US12009356B2Integrated circuit and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Granted Jun 11, 2024·2 cites·20 claims
- 0394US11030383B2Integrated device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Jun 8, 2021·4 cites·20 claims
- 0490US10678991B2Integrated device and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Granted Jun 9, 2020·7 cites·20 claims
- 0590US9977857B1Method and circuit for via pillar optimizationTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2017·Granted May 22, 2018·8 cites·20 claims
- 0686US10956650B1Systems and methods for improving design performance through placement of functional and spare cells by leveraging LDE effectTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Mar 23, 2021·2 cites·20 claims
- 0783US11514224B2Systems and methods for improving design performance through placement of functional and spare cells by leveraging LDE effectTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Nov 29, 2022·1 cites·20 claims
- 0879US12141516B2System and method for improving design performance through placement of functional and spare cells by leveraging LDE effectTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Granted Nov 12, 2024·0 cites·20 claims
- 0975US11755815B2System and method for improving design performance through placement of functional and spare cells by leveraging LDE effectTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2022·Granted Sep 12, 2023·0 cites·20 claims
- 1074US2023403868A1Method of manufacturing integrated circuit deviceTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2023·Application pending·0 cites
- 1169US11943939B2Integrated circuit device and methodTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2021·Granted Mar 26, 2024·0 cites·20 claims
- 1267US11616055B2Integrated circuit and method of forming the sameTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2020·Granted Mar 28, 2023·0 cites·20 claims
- 1338US2019148290A1Two-Dimensional Via Pillar StructuresTAIWAN SEMICONDUCTOR MFG CO LTD·Filed 2018·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Ming-Tao Yu files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →