Inventor · disambiguated record
Michael Zelikson
Also filed as: ZELIKSON MICHAEL
27 granted patents·9 pending applications·140 citations·filing 1999–2024
95Inventor score
Top patents by PatentIndex Score
36 records- 0192US10852756B2Low dropout voltage regulator integrated with digital power gate driverINTEL CORP·Filed 2018·Granted Dec 1, 2020·7 cites·21 claims
- 0285US9092210B2Controlling current transients in a processorROTEM EFRAIM·Filed 2011·Granted Jul 28, 2015·9 cites·17 claims
- 0380US10203742B2Efficient integrated switching voltage regulator comprising switches coupled to bridge drivers to provide regulated power supply to power domainsINTEL CORP·Filed 2016·Granted Feb 12, 2019·2 cites·20 claims
- 0480US8819461B2Method, apparatus, and system for energy efficiency and energy conservation including improved processor core deep power down exit latency by using register secondary uninterrupted power supplySODHI INDER M·Filed 2011·Granted Aug 26, 2014·4 cites·20 claims
- 0575US7880284B2Embedded power gatingINTEL CORP·Filed 2007·Granted Feb 1, 2011·6 cites·12 claims
- 0674US10156859B2Low dropout voltage regulator integrated with digital power gate driverINTEL CORP·Filed 2013·Granted Dec 18, 2018·3 cites·18 claims
- 0774US6529075B2Amplifier with suppression of harmonicsIBM·Filed 2001·Granted Mar 4, 2003·24 cites·17 claims
- 0873US10955885B2Methods and systems to control power gates during an active state of a gated domain based on load conditions of the gated domainINTEL CORP·Filed 2019·Granted Mar 23, 2021·1 cites·20 claims
- 0973US6744395B1Power-scalable asynchronous architecture for a wave-pipelined analog to digital converterIBM·Filed 2002·Granted Jun 1, 2004·20 cites·8 claims
- 1071US9966940B2Charge-saving power-gate apparatus and methodROTEM SHAI·Filed 2011·Granted May 8, 2018·4 cites·17 claims
- 1171US9003209B2Efficient integrated switching voltage regulator comprising switches coupled to bridge drivers to provide regulated power supply to power domainsSIZIKOV GREGORY·Filed 2012·Granted Apr 7, 2015·3 cites·32 claims
- 1271US7161429B2Multi-port cross-connected multi-level cascode differential amplifierIBM·Filed 2003·Granted Jan 9, 2007·22 cites·25 claims
- 1367US7080340B2Interconnect-aware integrated circuit designIBM·Filed 2003·Granted Jul 18, 2006·13 cites·21 claims
- 1463US12498746B2DLVR-supplied logic domain operational voltage optimizationINTEL CORP·Filed 2021·Granted Dec 16, 2025·0 cites·16 claims
- 1562US12323056B2Efficient switching of output stage power driverINTEL CORP·Filed 2021·Granted Jun 3, 2025·0 cites·20 claims
- 1662US6420663B1One layer spider interconnectIBM·Filed 2000·Granted Jul 16, 2002·11 cites·23 claims
- 1759US9594412B2Controlling power gate circuitry based on dynamic capacitance of a circuitSVILAN VJEKOSLAV·Filed 2012·Granted Mar 14, 2017·1 cites·14 claims
- 1855US6476649B1Driver output swing control using a mirror driverIBM·Filed 2000·Granted Nov 5, 2002·7 cites·16 claims
- 1954US11429172B2Digital linear regulator clamping method and apparatusINTEL CORP·Filed 2020·Granted Aug 30, 2022·0 cites·16 claims
- 2054US9477291B2Efficient integrated switching voltage regulatorINTEL CORP·Filed 2015·Granted Oct 25, 2016·0 cites·21 claims
- 2153US2025306617A1Voltage regulatorINTEL CORP·Filed 2024·Application pending·0 cites
- 2251US12481299B2Digital voltage regulator including mixed-stack power stageINTEL CORP·Filed 2021·Granted Nov 25, 2025·0 cites·18 claims
- 2351US10536139B2Charge-saving power-gate apparatus and methodINTEL CORP·Filed 2018·Granted Jan 14, 2020·0 cites·16 claims
- 2448US7454733B2Interconnect-aware methodology for integrated circuit designIBM·Filed 2002·Granted Nov 18, 2008·3 cites·2 claims
- 2547US2024329677A1Bias-less technique for design of a digital linear voltage regulatorINTEL CORP·Filed 2023·Application pending·0 cites
- 2646US11342852B2Apparatus, system, and method for reducing voltage overshoot in voltage regulatorsINTEL CORP·Filed 2017·Granted May 24, 2022·0 cites·26 claims
- 2744US10228738B2Methods and systems to control power gates during an active state of a gated domain based on load conditions of the gated domainZELIKSON MICHAEL·Filed 2011·Granted Mar 12, 2019·0 cites·27 claims
- 2843US8347244B2Topologies and methodologies for AMS integrated circuit designIBM·Filed 2007·Granted Jan 1, 2013·0 cites·20 claims
- 2943US2019377405A1Input Voltage ProtectionINTEL CORP·Filed 2019·Application pending·0 cites
- 3042US2023229222A1Voltage protectionINTEL CORP·Filed 2020·Application pending·0 cites
- 3141US11429173B2Apparatus and method for proactive power management to avoid unintentional processor shutdownINTEL CORP·Filed 2018·Granted Aug 30, 2022·0 cites·16 claims
- 3241US2009085552A1Power management using dynamic embedded power gate domainsFRANZA OLIVIER·Filed 2007·Application pending·0 cites
- 3341US2024061486A1Cpu centric platform power management and current under reporting detectionKUMAR PAVAN·Filed 2022·Application pending·0 cites
- 3439US2019287868A1Exposing circuitry for die testingINTEL CORP·Filed 2018·Application pending·0 cites
- 3537US2018173298A1Average current protection mechanismINTEL CORP·Filed 2016·Application pending·0 cites
- 3628US2002021148A1Current control of output swingFiled 1999·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Michael Zelikson files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →