Inventor · disambiguated record
Mun-Heui Choi
Also filed as: CHOI MUN-HEUI
3 granted patents·205 citations·filing 1998–2005
75Inventor score
Top patents by PatentIndex Score
3 records- 0189US6188104B1Trench DMOS device having an amorphous silicon and polysilicon gateSAMSUNG ELECTRONICS CO LTD·Filed 1998·Granted Feb 13, 2001·181 cites·14 claims
- 0278US7582935B2Methods for manufacturing SOI substrate using wafer bonding and complementary high voltage bipolar transistor using the SOI substrateFAIRCHILD KR SEMICONDUCTOR LTD·Filed 2005·Granted Sep 1, 2009·8 cites·25 claims
- 0371US6878605B2Methods for manufacturing SOI substrate using wafer bonding and complementary high voltage bipolar transistor using the SOI substrateFAIRCHILD KR SEMICONDUCTOR LTD·Filed 2003·Granted Apr 12, 2005·16 cites·24 claims
Join the waitlist — get patent alerts
Get an alert when Mun-Heui Choi files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →