Inventor · disambiguated record
Nicola Ciocchini
Also filed as: CIOCCHINI NICOLA
14 granted patents·6 pending applications·22 citations·filing 2014–2025
87Inventor score
Files withMICRON TECHNOLOGY INC20
Top patents by PatentIndex Score
20 records- 0194US11901014B2Partial block handling in a non-volatile memory deviceMICRON TECHNOLOGY INC·Filed 2022·Granted Feb 13, 2024·4 cites·20 claims
- 0293US11373705B2Dynamically boosting read voltage for a memory deviceMICRON TECHNOLOGY INC·Filed 2020·Granted Jun 28, 2022·4 cites·20 claims
- 0392US11922029B2Modified read counter incrementing scheme in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2022·Granted Mar 5, 2024·2 cites·20 claims
- 0489US9990990B2Apparatuses and methods for accessing variable resistance memory deviceMICRON TECHNOLOGY INC·Filed 2014·Granted Jun 5, 2018·11 cites·23 claims
- 0585US2025370634A1Modified read counter incrementing scheme in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2025·Application pending·0 cites
- 0679US12417035B2Modified read counter incrementing scheme in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2024·Granted Sep 16, 2025·0 cites·18 claims
- 0773US12205641B2Dynamically boosting read voltage for a memory deviceMICRON TECHNOLOGY INC·Filed 2022·Granted Jan 21, 2025·0 cites·18 claims
- 0871US12260916B2Partial block handling in a non-volatile memory deviceMICRON TECHNOLOGY INC·Filed 2024·Granted Mar 25, 2025·0 cites·20 claims
- 0970US2025014655A1Read counter adjustment for delaying read disturb scansMICRON TECHNOLOGY INC·Filed 2024·Application pending·0 cites
- 1070US2025191670A1Block family error avoidance bin designs addressing error correction decoder throughput specificationsMICRON TECHNOLOGY INC·Filed 2025·Application pending·0 cites
- 1169US12131788B2Read counter adjustment for delaying read disturb scansMICRON TECHNOLOGY INC·Filed 2022·Granted Oct 29, 2024·0 cites·20 claims
- 1266US12277984B2Block family error avoidance bin designs addressing error correction decoder throughput specificationsMICRON TECHNOLOGY INC·Filed 2023·Granted Apr 15, 2025·0 cites·20 claims
- 1366US12216915B2Adaptive read disturb scanMICRON TECHNOLOGY INC·Filed 2022·Granted Feb 4, 2025·0 cites·19 claims
- 1463US10546636B2Apparatuses and methods for accessing variable resistance memory deviceMICRON TECHNOLOGY INC·Filed 2018·Granted Jan 28, 2020·1 cites·17 claims
- 1558US2025342898A1Adaptive block family error avoidance in a memory sub-systemMICRON TECHNOLOGY INC·Filed 2025·Application pending·0 cites
- 1654US12443834B2Binary neural network in memoryMICRON TECHNOLOGY INC·Filed 2021·Granted Oct 14, 2025·0 cites·17 claims
- 1753US11195579B2Apparatuses and methods for accessing variable resistance memory deviceMICRON TECHNOLOGY INC·Filed 2019·Granted Dec 7, 2021·0 cites·20 claims
- 1852US11557369B2Systems and methods to reduce the impact of short bits in phase change memory arraysMICRON TECHNOLOGY INC·Filed 2021·Granted Jan 17, 2023·0 cites·22 claims
- 1947US2025006292A1Stable state error-handling bin selection in memory devicesMICRON TECHNOLOGY INC·Filed 2024·Application pending·0 cites
- 2047US2024427500A1Dynamic adjustment of threshold voltage offsets for wordline groupsMICRON TECHNOLOGY INC·Filed 2024·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Nicola Ciocchini files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →