Inventor · disambiguated record
Nicholas D. Wade
Also filed as: WADE NICHOLAS · WADE NICHOLAS D
21 granted patents·2 pending applications·1,544 citations·filing 1990–2003
97Inventor score
Top patents by PatentIndex Score
23 records- 0198US5404482AProcessor and method for preventing access to a locked memory block by recording a lock in a content addressable memory with outstanding cache fillsDIGITAL EQUIPMENT CORP·Filed 1992·Granted Apr 4, 1995·208 cites·15 claims
- 0291US5347648AEnsuring write ordering under writeback cache error conditionsDIGITAL EQUIPMENT CORP·Filed 1992·Granted Sep 13, 1994·188 cites·20 claims
- 0388US5822767AMethod and apparartus for sharing a signal line between agentsINTEL CORP·Filed 1997·Granted Oct 13, 1998·109 cites·11 claims
- 0488US5606672AMethod and apparatus for multiplexing signals from a bus bridge to an ISA bus interface and an ATA bus interfaceINTEL CORP·Filed 1995·Granted Feb 25, 1997·131 cites·6 claims
- 0586US5155843AError transition mode for multi-processor systemDIGITAL EQUIPMENT CORP·Filed 1990·Granted Oct 13, 1992·143 cites·15 claims
- 0684US5404483AProcessor and method for delaying the processing of cache coherency transactions during outstanding cache fillsDIGITAL EQUIPMENT CORP·Filed 1992·Granted Apr 4, 1995·119 cites·19 claims
- 0783US6725349B2Method and apparatus for controlling of a memory subsystem installed with standard page mode memory and an extended data out memoryINTEL CORP·Filed 2003·Granted Apr 20, 2004·34 cites·12 claims
- 0883US6112016AMethod and apparatus for sharing a signal line between agentsINTEL CORP·Filed 1997·Granted Aug 29, 2000·83 cites·16 claims
- 0979US5613075AMethod and apparatus for providing deterministic read access to main memory in a computer systemINTEL CORP·Filed 1996·Granted Mar 18, 1997·100 cites·11 claims
- 1076US5915265AMethod and apparatus for dynamically allocating and resizing the dedicated memory in a shared memory buffer architecture systemINTEL CORP·Filed 1995·Granted Jun 22, 1999·44 cites·7 claims
- 1168US5651137AScalable cache attributes for an input/output busINTEL CORP·Filed 1995·Granted Jul 22, 1997·42 cites·24 claims
- 1268US5625779AArbitration signaling mechanism to prevent deadlock guarantee access latency, and guarantee acquisition latency for an expansion bridgeINTEL CORP·Filed 1994·Granted Apr 29, 1997·49 cites·8 claims
- 1367US6393525B1Least recently used replacement method with protectionINTEL CORP·Filed 1999·Granted May 21, 2002·47 cites·22 claims
- 1467US5953746AMethod and apparatus for dynamically resizing a frame buffer in a shared memory buffer architecture systemINTEL CORP·Filed 1998·Granted Sep 14, 1999·27 cites·14 claims
- 1564US6505282B1Method and apparatus for determining memory types of a multi-type memory subsystem where memory of the different types are accessed using column control signals with different timing characteristicsINTEL CORP·Filed 1997·Granted Jan 7, 2003·43 cites·18 claims
- 1664US5828854AMethod and apparatus for multiplexing signals from a bus bridge to an ISA bus interface and an ATA bus interfaceINTEL CORP·Filed 1996·Granted Oct 27, 1998·36 cites·24 claims
- 1760US6112283AOut-of-order snooping for multiprocessor computer systemsINTEL CORP·Filed 1998·Granted Aug 29, 2000·34 cites·26 claims
- 1859US5818464AMethod and apparatus for arbitrating access requests to a shared computer system memory by a graphics controller and memory controllerINTEL CORP·Filed 1997·Granted Oct 6, 1998·35 cites·27 claims
- 1958US5790849AMethod and apparatus to permit the boot of a shared memory buffer architecture employing an arbitrary operating systemINTEL CORP·Filed 1995·Granted Aug 4, 1998·35 cites·20 claims
- 2056US5717873ADeadlock avoidance mechanism and method for multiple bus topologyINTEL CORP·Filed 1996·Granted Feb 10, 1998·33 cites·22 claims
- 2156US2003140088A1Context-based information processingFiled 2002·Application pending·0 cites
- 2242US2005060365A1Context-based information processingFiled 2002·Application pending·0 cites
- 2333US6574219B1Passive message ordering on a decentralized ringINTEL CORP·Filed 1998·Granted Jun 3, 2003·4 cites·33 claims
Join the waitlist — get patent alerts
Get an alert when Nicholas D. Wade files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →