Inventor · disambiguated record
Paul Demone
Also filed as: DEMONE PAUL · DEMONE PAUL W · DEMONE PAUL WALTER
37 granted patents·4 pending applications·967 citations·filing 1999–2019
98Inventor score
Files withMOSAID TECHNOLOGIES INC23POWER INTEGRATIONS INC4ADVANCED MEMORY INTERNATIONAL3COLBECK ROGER3DEMONE PAUL W2
Top patents by PatentIndex Score
41 records- 0198US6441659B1Frequency-doubling delay locked loopMOSAID TECHNOLOGIES INC·Filed 2000·Granted Aug 27, 2002·90 cites·8 claims
- 0296US8503250B2High speed DRAM architecture with uniform access latencyDEMONE PAUL·Filed 2011·Granted Aug 6, 2013·412 cites·19 claims
- 0395US8014172B2Control arrangement for a resonant mode power converterPOWER INTEGRATIONS INC·Filed 2010·Granted Sep 6, 2011·19 cites·9 claims
- 0493US8102164B2Power factor correction converter control offsetCOLBECK ROGER·Filed 2008·Granted Jan 24, 2012·40 cites·31 claims
- 0593US7012850B2High speed DRAM architecture with uniform access latencyMOSAID TECHNOLOGIES INC·Filed 2005·Granted Mar 14, 2006·24 cites·13 claims
- 0692US7848117B2Control arrangement for a resonant mode power converterPOWER INTEGRATIONS INC·Filed 2008·Granted Dec 7, 2010·33 cites·20 claims
- 0790US8587280B2Power factor correction converter control offsetCOLBECK ROGER·Filed 2012·Granted Nov 19, 2013·10 cites·14 claims
- 0890US8508958B2LLC controller with programmable fractional burst frequencyORR RAYMOND K·Filed 2011·Granted Aug 13, 2013·11 cites·30 claims
- 0989US8582319B2Control arrangement for a resonant mode power converterREINBERGER ANTHONY·Filed 2012·Granted Nov 12, 2013·9 cites·9 claims
- 1089US8045413B2High speed DRAM architecture with uniform access latencyMOSAID TECHNOLOGIES INC·Filed 2010·Granted Oct 25, 2011·9 cites·14 claims
- 1189US6711083B2High speed DRAM architecture with uniform access latencyMOSAID TECHNOLOGIES INC·Filed 2003·Granted Mar 23, 2004·34 cites·11 claims
- 1288US6891772B2High speed DRAM architecture with uniform access latencyMOSAID TECHNOLOGIES INC·Filed 2004·Granted May 10, 2005·34 cites·17 claims
- 1387US8274799B2Control arrangement for a resonant mode power converterREINBERGER ANTHONY·Filed 2011·Granted Sep 25, 2012·8 cites·9 claims
- 1487US7116141B2Frequency-doubling delay locked loopMOSAID TECHNOLOGIES INC·Filed 2002·Granted Oct 3, 2006·20 cites·10 claims
- 1585US7817484B2Method and apparatus for synchronization of row and column access operationsMOSAID TECHNOLOGIES INC·Filed 2009·Granted Oct 19, 2010·10 cites·14 claims
- 1684US7450444B2High speed DRAM architecture with uniform access latencyMOSAID TECHNOLOGIES INC·Filed 2006·Granted Nov 11, 2008·10 cites·18 claims
- 1784US7277334B2Method and apparatus for synchronization of row and column access operationsMOSAID TECHNOLOGIES INC·Filed 2005·Granted Oct 2, 2007·10 cites·6 claims
- 1882US8248051B2Power factor correction converter control offsetCOLBECK ROGER·Filed 2011·Granted Aug 21, 2012·5 cites·26 claims
- 1981US7505336B2Method and apparatus for synchronization of row and column access operationsMOSAID TECHNOLOGIES INC·Filed 2007·Granted Mar 17, 2009·8 cites·10 claims
- 2080US6967523B2Cascaded charge pump power supply with different gate oxide thickness transistorsMOSAID TECHNOLOGIES INC·Filed 2001·Granted Nov 22, 2005·39 cites·10 claims
- 2180US6873568B2Method and apparatus for synchronization of row and column access operationsMOSAID TECHNOLOGIES INC·Filed 2003·Granted Mar 29, 2005·18 cites·26 claims
- 2275US6785176B2Method and apparatus for accelerating signal equalization between a pair of signal linesMOSAID TECHNOLOGIES INC·Filed 2003·Granted Aug 31, 2004·20 cites·14 claims
- 2374US7751262B2High speed DRAM architecture with uniform access latencyMOSAID TECHNOLOGIES INC·Filed 2008·Granted Jul 6, 2010·5 cites·7 claims
- 2474US6538465B1Digitally controlled pulse width adjusting circuitMOSAID TECHNOLOGIES INC·Filed 2002·Granted Mar 25, 2003·17 cites·11 claims
- 2573US11824438B2Deadtime adjustment for a power converterPOWER INTEGRATIONS INC·Filed 2019·Granted Nov 21, 2023·2 cites·11 claims
- 2672US8283959B2Frequency-doubling delay locked loopDEMONE PAUL W·Filed 2010·Granted Oct 9, 2012·2 cites·5 claims
- 2771US7643360B2Method and apparatus for synchronization of row and column access operationsMOSAID TECHNOLOGIES INC·Filed 2009·Granted Jan 5, 2010·4 cites·22 claims
- 2871US7042771B2Method and apparatus for synchronization of row and column access operationsMOSAID TECHNOLOGIES INC·Filed 2004·Granted May 9, 2006·11 cites·9 claims
- 2967US7746136B2Frequency-doubling delay locked loopMOSAID TECHNOLOGIES INC·Filed 2008·Granted Jun 29, 2010·3 cites·10 claims
- 3064US6266750B1Variable length pipeline with parallel functional unitsADVANCED MEMORY INTERNATIONAL·Filed 1999·Granted Jul 24, 2001·36 cites·27 claims
- 3156US6707734B2Method and circuit for accelerating redundant address matchingMOSAID TECHNOLOGIES INC·Filed 2003·Granted Mar 16, 2004·9 cites·13 claims
- 3254US7456666B2Frequency-doubling delay locked loopMOSAID TECHNOLOGIES INC·Filed 2006·Granted Nov 25, 2008·1 cites·4 claims
- 3353US8754687B2Frequency-doubling delay locked loopMOSAID TECHNOLOGIES INC·Filed 2013·Granted Jun 17, 2014·0 cites·15 claims
- 3451US2013301305A1Llc controller with programmable fractional burst frequencyPOWER INTEGRATIONS INC·Filed 2013·Application pending·0 cites
- 3550US8558593B2Frequency-doubling delay locked loopDEMONE PAUL W·Filed 2012·Granted Oct 15, 2013·0 cites·15 claims
- 3645US7957211B2Method and apparatus for synchronization of row and column access operationsMOSAID TECHNOLOGIES INC·Filed 2010·Granted Jun 7, 2011·0 cites·9 claims
- 3743US2002010831A1Variable length pipeline with parallel functional unitsADVANCED MEMORY INTERNATIONAL·Filed 2001·Application pending·0 cites
- 3842US7269075B2Method and apparatus for simultaneous differential data sensing and capture in a high speed memoryMOSAID TECHNOLOGIES INC·Filed 2003·Granted Sep 11, 2007·3 cites·5 claims
- 3933US2002041196A1Delay locked loopFiled 2001·Application pending·0 cites
- 4033US2004264272A1Method and apparatus for accelerating signal equalization between a pair of signal linesFiled 2004·Application pending·0 cites
- 4130US6275883B1Contention-free signaling scheme for shared control signalsADVANCED MEMORY INTERNATIONAL·Filed 1999·Granted Aug 14, 2001·1 cites·9 claims
Join the waitlist — get patent alerts
Get an alert when Paul Demone files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →