Inventor · disambiguated record
Paul D. Kartschoke
Also filed as: KARTSCHOKE PAUL D · KARTSCHOKE PAUL DAVID
43 granted patents·2 pending applications·487 citations·filing 1994–2013
98Inventor score
Top patents by PatentIndex Score
45 records- 0197US7285477B1Dual wired integrated circuit chipsIBM·Filed 2006·Granted Oct 23, 2007·49 cites·23 claims
- 0292US8013342B2Double-sided integrated circuit chipsIBM·Filed 2007·Granted Sep 6, 2011·19 cites·16 claims
- 0391US7127560B2Method of dynamically controlling cache sizeIBM·Filed 2003·Granted Oct 24, 2006·81 cites·15 claims
- 0489US7670927B2Double-sided integrated circuit chipsIBM·Filed 2006·Granted Mar 2, 2010·15 cites·12 claims
- 0588US7960245B2Dual wired integrated circuit chipsIBM·Filed 2008·Granted Jun 14, 2011·12 cites·20 claims
- 0688US6794901B2Apparatus for reducing soft errors in dynamic circuitsIBM·Filed 2002·Granted Sep 21, 2004·33 cites·8 claims
- 0784US7526698B2Error detection and correction in semiconductor structuresIBM·Filed 2006·Granted Apr 28, 2009·12 cites·12 claims
- 0883US7480810B2Voltage droop dynamic recoveryIBM·Filed 2006·Granted Jan 20, 2009·14 cites·15 claims
- 0980US8421126B2Double-sided integrated circuit chipsBERNSTEIN KERRY·Filed 2011·Granted Apr 16, 2013·4 cites·23 claims
- 1079US7539968B2Iterative synthesis of an integrated circuit design for attaining power closure while maintaining existing design constraintsIBM·Filed 2007·Granted May 26, 2009·11 cites·7 claims
- 1179US6954916B2Methodology for fixing Qcrit at design timing impactIBM·Filed 2003·Granted Oct 11, 2005·26 cites·16 claims
- 1278US7989312B2Double-sided integrated circuit chipsIBM·Filed 2009·Granted Aug 2, 2011·6 cites·12 claims
- 1377US7836418B2Method and system for achieving power optimization in a hierarchical netlistIBM·Filed 2008·Granted Nov 16, 2010·11 cites·4 claims
- 1476US8294149B2Test structure and methodology for three-dimensional semiconductor structuresBERNSTEIN KERRY·Filed 2007·Granted Oct 23, 2012·6 cites·1 claims
- 1574US7939914B2Dual wired integrated circuit chipsIBM·Filed 2008·Granted May 10, 2011·4 cites·31 claims
- 1671US7471115B2Error correcting logic systemIBM·Filed 2007·Granted Dec 30, 2008·5 cites·8 claims
- 1770US7381627B2Dual wired integrated circuit chipsIBM·Filed 2007·Granted Jun 3, 2008·3 cites·20 claims
- 1869US7873923B2Power gating logic conesIBM·Filed 2008·Granted Jan 18, 2011·5 cites·14 claims
- 1967US7249358B2Method and apparatus for dynamically allocating processorsIBM·Filed 2003·Granted Jul 24, 2007·12 cites·14 claims
- 2066US5625787ASuperscalar instruction pipeline using alignment logic responsive to boundary identification logic for aligning and appending variable length instructions to instructions stored in cacheIBM·Filed 1995·Granted Apr 29, 1997·43 cites·20 claims
- 2164US8471306B2Double-sided integrated circuit chipsBERNSTEIN KERRY·Filed 2011·Granted Jun 25, 2013·1 cites·15 claims
- 2264US7194714B2Method of reducing instantaneous current draw and an integrated circuit made therebyIBM·Filed 2003·Granted Mar 20, 2007·9 cites·5 claims
- 2363US9223918B2Reducing repeater powerKARTSCHOKE PAUL D·Filed 2012·Granted Dec 29, 2015·2 cites·14 claims
- 2460US7886253B2Design structure for performing iterative synthesis of an integrated circuit design to attain power closureIBM·Filed 2007·Granted Feb 8, 2011·2 cites·7 claims
- 2557US7057180B2Detector for alpha particle or cosmic rayIBM·Filed 2003·Granted Jun 6, 2006·9 cites·24 claims
- 2657US5712790AMethod of power reduction in pla'sIBM·Filed 1995·Granted Jan 27, 1998·15 cites·10 claims
- 2755US8689152B2Double-sided integrated circuit chipsIBM·Filed 2013·Granted Apr 1, 2014·0 cites·6 claims
- 2855US7336102B2Error correcting logic systemIBM·Filed 2004·Granted Feb 26, 2008·5 cites·9 claims
- 2955US5644744ASuperscaler instruction pipeline having boundary identification logic for variable length instructionsIBM·Filed 1995·Granted Jul 1, 1997·25 cites·18 claims
- 3054US9256705B2Reducing repeater powerIBM·Filed 2013·Granted Feb 9, 2016·0 cites·6 claims
- 3154US6201425B1Method and apparatus for reducing charge sharing and the bipolar effect in stacked SOI circuitsIBM·Filed 1999·Granted Mar 13, 2001·12 cites·17 claims
- 3250US8729549B2Test structure and methodology for three-dimensional semiconductor structuresBERNSTEIN KERRY·Filed 2012·Granted May 20, 2014·0 cites·15 claims
- 3349US6891419B2Methods and apparatus for employing feedback body control in cross-coupled invertersIBM·Filed 2003·Granted May 10, 2005·4 cites·15 claims
- 3445US2009121287A1Dual wired integrated circuit chipsBERNSTEIN KERRY·Filed 2007·Application pending·0 cites
- 3544US7127689B2Method for preventing circuit failures due to gate oxide leakageIBM·Filed 2004·Granted Oct 24, 2006·0 cites·20 claims
- 3644US5811988APLA late signal circuitry using a specialized gap cell and PLA late signal circuitry using switched outputIBM·Filed 1997·Granted Sep 22, 1998·6 cites·4 claims
- 3743US2004154017A1A Method and Apparatus For Dynamically Allocating Process ResourcesIBM·Filed 2003·Application pending·0 cites
- 3841US7642813B2Error correcting logic systemIBM·Filed 2007·Granted Jan 5, 2010·0 cites·6 claims
- 3939US8146046B2Structures for semiconductor structures with error detection and correctionDALTON TIMOTHY JOSEPH·Filed 2008·Granted Mar 27, 2012·0 cites·20 claims
- 4039US5867038ASelf-timed low power ratio-logic system having an input sensing circuitIBM·Filed 1996·Granted Feb 2, 1999·6 cites·18 claims
- 4139US5719505AReduced power PLAIBM·Filed 1995·Granted Feb 17, 1998·5 cites·4 claims
- 4235US5640526ASuperscaler instruction pipeline having boundary indentification logic for variable length instructionsIBM·Filed 1994·Granted Jun 17, 1997·6 cites·16 claims
- 4334US5872462AProgrammable logic array and method for its design using a three step approachIBM·Filed 1997·Granted Feb 16, 1999·5 cites·11 claims
- 4434US5717344APLA late signal circuitry using a specialized gap cell and PLA late signal circuitry using switched outputIBM·Filed 1996·Granted Feb 10, 1998·2 cites·2 claims
- 4533US5572150ALow power pre-discharged ratio logicIBM·Filed 1995·Granted Nov 5, 1996·2 cites·23 claims
Join the waitlist — get patent alerts
Get an alert when Paul D. Kartschoke files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →