Inventor · disambiguated record
Patrick Reynaud
Also filed as: REYNAUD PATRICK
19 granted patents·7 pending applications·186 citations·filing 2004–2022
93Inventor score
Files withSOITEC SILICON ON INSULATOR12REYNAUD PATRICK4COMMISSARIAT ENERGIE ATOMIQUE3CHHAIMI NABIL2KERDILES SEBASTIEN1
Top patents by PatentIndex Score
26 records- 0192US9293473B2Method for manufacturing a semiconductor on insulator structure having low electrical lossesSOITEC SILICON ON INSULATOR·Filed 2015·Granted Mar 22, 2016·8 cites·19 claims
- 0290US7405136B2Methods for manufacturing compound-material wafers and for recycling used donor substratesSOITEC SILICON ON INSULATOR·Filed 2006·Granted Jul 29, 2008·25 cites·23 claims
- 0388US7413964B2Method of revealing crystalline defects in a bulk substrateSOITEC SILICON ON INSULATOR·Filed 2006·Granted Aug 19, 2008·14 cites·23 claims
- 0483US8962450B2Method for manufacturing a semiconductor-on-insulator structure having low electrical lossesSOITEC SILICON ON INSULATOR·Filed 2013·Granted Feb 24, 2015·5 cites·16 claims
- 0580US7396357B2Ancillary tool and method for positioning a prosthetic acetabulum of a hip prosthesisTORNIER SAS·Filed 2004·Granted Jul 8, 2008·105 cites·17 claims
- 0677US10107772B2Electronical device for measuring at least one electrical characteristic of an objectCOMMISSARIAT ENERGIE ATOMIQUE·Filed 2016·Granted Oct 23, 2018·3 cites·17 claims
- 0777US7736994B2Method for manufacturing compound material wafers and corresponding compound material waferSOITEC SILICON ON INSULATOR·Filed 2007·Granted Jun 15, 2010·9 cites·18 claims
- 0869US8821503B2Ancillary tool and method for positioning a prosthetic acetabulum of a hip prosthesisTORNIER ALAIN·Filed 2008·Granted Sep 2, 2014·8 cites·31 claims
- 0967US7718534B2Planarization of a heteroepitaxial layerSOITEC SILICON ON INSULATOR·Filed 2006·Granted May 18, 2010·4 cites·20 claims
- 1062US2022301847A1Support for a semiconductor structureSOITEC SILICON ON INSULATOR·Filed 2022·Application pending·0 cites
- 1161US8658514B2Method for manufacturing a semiconductor-on-insulator structure having low electrical losses, and corresponding structureREYNAUD PATRICK·Filed 2012·Granted Feb 25, 2014·1 cites·18 claims
- 1261US8389412B2Finishing method for a silicon on insulator substrateSCHWARZENBACH WALTER·Filed 2010·Granted Mar 5, 2013·1 cites·12 claims
- 1360US7892861B2Method for fabricating a compound-material waferSOITEC SILICON ON INSULATOR·Filed 2006·Granted Feb 22, 2011·2 cites·18 claims
- 1454US8962492B2Method to thin a silicon-on-insulator substrateREYNAUD PATRICK·Filed 2010·Granted Feb 24, 2015·1 cites·14 claims
- 1554US2009325362A1Method of recycling an epitaxied donor waferCHHAIMI NABIL·Filed 2009·Application pending·0 cites
- 1652US11373856B2Support for a semiconductor structureSOITEC SILICON ON INSULATOR·Filed 2018·Granted Jun 28, 2022·0 cites·20 claims
- 1744US2010167500A1Method of recycling an epitaxied donor waferS O TEC SILICON ON INSULATOR T·Filed 2010·Application pending·0 cites
- 1843US2008268621A1Method for manufacturing compound material wafer and corresponding compound material waferREYNAUD PATRICK·Filed 2007·Application pending·0 cites
- 1941US10204786B2Device for connecting at least one nano-object and method of manufacturing itCOMMISSARIAT ENERGIE ATOMIQUE·Filed 2017·Granted Feb 12, 2019·0 cites·18 claims
- 2040US9698063B2Method of testing a semiconductor-on-insulator structure and application of said test to the fabrication of such a structureSOITEC SILICON ON INSULATOR·Filed 2013·Granted Jul 4, 2017·0 cites·18 claims
- 2140US2012223419A1Method for controlling the distribution of stresses in a semiconductor-on-insulator type structure and corresponding structureKERDILES SEBASTIEN·Filed 2012·Application pending·0 cites
- 2240US2021183691A1Substrate for an integrated radiofrequency device, and process for manufacturing sameSOITEC SILICON ON INSULATOR·Filed 2018·Application pending·0 cites
- 2339US2007087526A1Method of recycling an epitaxied donor waferCHHAIMI NABIL·Filed 2006·Application pending·0 cites
- 2436US9244019B2Method for measuring defects in a silicon substrate by applying a heat treatment which consolidates and enlarges the defectsREYNAUD PATRICK·Filed 2012·Granted Jan 26, 2016·0 cites·8 claims
- 2535US9653536B2Method for fabricating a structureSOITEC SILICON ON INSULATOR·Filed 2013·Granted May 16, 2017·0 cites·20 claims
- 2633US10858244B2Device for connecting at least one nano-object associated with a chip enabling a connection to at least one external electrical system and method of fabrication thereofCOMMISSARIAT ENERGIE ATOMIQUE·Filed 2016·Granted Dec 8, 2020·0 cites·9 claims
Join the waitlist — get patent alerts
Get an alert when Patrick Reynaud files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →