Inventor · disambiguated record
Peter J. Osler
Also filed as: OSLER PETER J · OSLER PETER JAMES
8 granted patents·177 citations·filing 1989–2010
88Inventor score
Technology areasG06F
Top patents by PatentIndex Score
8 records- 0188US8495547B2Providing secondary power pins in integrated circuit designKEINERT JOACHIM·Filed 2010·Granted Jul 23, 2013·15 cites·11 claims
- 0281US6795951B2Method and system for fault-tolerant static timing analysisIBM·Filed 2001·Granted Sep 21, 2004·32 cites·22 claims
- 0374US6425110B1Incremental design tuning and decision mediatorIBM·Filed 1998·Granted Jul 23, 2002·69 cites·41 claims
- 0471US6829755B2Variable detail automatic invocation of transistor level timing for application specific integrated circuit static timing analysisIBM·Filed 2001·Granted Dec 7, 2004·18 cites·23 claims
- 0555US6588000B2Method of partitioning large transistor design to facilitate transistor level timingIBM·Filed 2001·Granted Jul 1, 2003·5 cites·15 claims
- 0643US6023567AMethod and apparatus for verifying timing rules for an integrated circuit designIBM·Filed 1996·Granted Feb 8, 2000·15 cites·26 claims
- 0742US5099415AGuess mechanism for virtual address translationIBM·Filed 1989·Granted Mar 24, 1992·13 cites·19 claims
- 0834US5877965AParallel hierarchical timing correctionIBM·Filed 1996·Granted Mar 2, 1999·10 cites·8 claims
Join the waitlist — get patent alerts
Get an alert when Peter J. Osler files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →