Inventor · disambiguated record
Raghavendra Gopalakrishnan
Also filed as: GOPALAKRISHNAN RAGHAVENDRA · GOPALAKRISHNAN RAGHAVENDRA DAS
14 granted patents·3 pending applications·37 citations·filing 2017–2023
88Inventor score
Top patents by PatentIndex Score
17 records- 0194US10732877B1Smart mapping table update post background operationsWESTERN DIGITAL TECH INC·Filed 2019·Granted Aug 4, 2020·17 cites·20 claims
- 0282US12189956B2Optimized SSD for game loading and renderingWESTERN DIGITAL TECH INC·Filed 2023·Granted Jan 7, 2025·2 cites·20 claims
- 0380US10496472B2Combined XOR buffer memory for multiple open blocks of non-volatile memoryWESTERN DIGITAL TECH INC·Filed 2017·Granted Dec 3, 2019·3 cites·20 claims
- 0479US10929285B2Storage system and method for generating a reverse map during a background operation and storing it in a host memory bufferWESTERN DIGITAL TECH INC·Filed 2018·Granted Feb 23, 2021·5 cites·14 claims
- 0577US10558576B2Storage device with rapid overlay accessWESTERN DIGITAL TECH INC·Filed 2018·Granted Feb 11, 2020·2 cites·20 claims
- 0676US11062756B2Extending operating temperature of storage deviceWESTERN DIGITAL TECH INC·Filed 2019·Granted Jul 13, 2021·3 cites·20 claims
- 0774US10635580B2Buffering storage device data in a host memory bufferWESTERN DIGITAL TECH INC·Filed 2018·Granted Apr 28, 2020·3 cites·20 claims
- 0859US11036582B2Uncorrectable error correction code (UECC) recovery time improvementWESTERN DIGITAL TECH INC·Filed 2019·Granted Jun 15, 2021·2 cites·18 claims
- 0957US11853572B2Encoding-aware data routingWESTERN DIGITAL TECH INC·Filed 2022·Granted Dec 26, 2023·0 cites·20 claims
- 1057US11842062B2Method of handling irregular MetaBlock wear leveling and UGSD boot time improvementWESTERN DIGITAL TECH INC·Filed 2022·Granted Dec 12, 2023·0 cites·20 claims
- 1157US11107518B2Extending operating temperature of storage deviceWESTERN DIGITAL TECH INC·Filed 2020·Granted Aug 31, 2021·0 cites·20 claims
- 1255US12449996B2Free space management in storage devices having non-uniform-sized memory blocksSANDISK TECHNOLOGIES INC·Filed 2023·Granted Oct 21, 2025·0 cites·18 claims
- 1355US11934706B2Smart relocation scan optimizationWESTERN DIGITAL TECH INC·Filed 2021·Granted Mar 19, 2024·0 cites·19 claims
- 1449US10592141B2Error characterization for control of non-volatile memoryWESTERN DIGITAL TECH INC·Filed 2018·Granted Mar 17, 2020·0 cites·20 claims
- 1547US2024354007A1Error handling in asymmetric sub-blocksWESTERN DIGITAL TECH INC·Filed 2023·Application pending·0 cites
- 1647US2025130719A1Adaptive wear-leveling of sub-blocks in non-volatile memoryWESTERN DIGITAL TECH INC·Filed 2023·Application pending·0 cites
- 1746US2021132817A1Relocation of Data in Memory At Different Transfer Rates Based on TemperatureWESTERN DIGITAL TECH INC·Filed 2019·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Raghavendra Gopalakrishnan files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →