Inventor · disambiguated record
Rajeev Jayaraman
Also filed as: JAYARAMAN RAJEEV
8 granted patents·56 citations·filing 1998–2008
85Inventor score
Technology areasG06F
Files withXILINX INC8
Top patents by PatentIndex Score
8 records- 0167US7725868B1Method and apparatus for facilitating signal routing within a programmable logic deviceXILINX INC·Filed 2007·Granted May 25, 2010·3 cites·2 claims
- 0262US7306977B1Method and apparatus for facilitating signal routing within a programmable logic deviceXILINX INC·Filed 2003·Granted Dec 11, 2007·7 cites·12 claims
- 0361US6625795B1Method and apparatus for placement of input-output design objects into a programmable gate arrayXILINX INC·Filed 2001·Granted Sep 23, 2003·9 cites·10 claims
- 0460US6877040B1Method and apparatus for testing routabilityXILINX INC·Filed 2000·Granted Apr 5, 2005·9 cites·21 claims
- 0559US7185299B1Methods of estimating routing delays during the placement process in programmable logic devicesXILINX INC·Filed 2003·Granted Feb 27, 2007·8 cites·15 claims
- 0658US7380219B1Method and apparatus for implementing a circuit design for an integrated circuitXILINX INC·Filed 2005·Granted May 27, 2008·2 cites·7 claims
- 0755US7979816B1Method and apparatus for implementing a circuit design for an integrated circuitXILINX INC·Filed 2008·Granted Jul 12, 2011·1 cites·12 claims
- 0843US6289496B1Placement of input-output design objects into a programmable gate array supporting multiple voltage standardsXILINX INC·Filed 1998·Granted Sep 11, 2001·17 cites·15 claims
Join the waitlist — get patent alerts
Get an alert when Rajeev Jayaraman files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →