Inventor · disambiguated record
Rathindra N. Putatunda
Also filed as: PUTATUNDA RATHINDRA N
2 granted patents·355 citations·filing 1987–1987
73Inventor score
Technology areasG06F
Files withGEN ELECTRIC2
Top patents by PatentIndex Score
2 records- 0192US4815003AStructured design method for high density standard cell and macrocell layout of VLSI chipsGEN ELECTRIC·Filed 1987·Granted Mar 21, 1989·186 cites·13 claims
- 0291US4811237AStructured design method for generating a mesh power bus structure in high density layout of VLSI chipsGEN ELECTRIC·Filed 1987·Granted Mar 7, 1989·169 cites·16 claims
Join the waitlist — get patent alerts
Get an alert when Rathindra N. Putatunda files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →