Inventor · disambiguated record
Radoslav Ratchkov
Also filed as: RATCHKOV RADOSLAV · RATCHKOV RADOSLAV M
7 granted patents·75 citations·filing 2001–2003
82Inventor score
Files withLSI LOGIC CORP7
Top patents by PatentIndex Score
7 records- 0184US6829754B1Method and system for checking for power errors in ASIC designsLSI LOGIC CORP·Filed 2002·Granted Dec 7, 2004·48 cites·60 claims
- 0266US6747349B1Termination ring for integrated circuitLSI LOGIC CORP·Filed 2002·Granted Jun 8, 2004·15 cites·26 claims
- 0355US6545288B1Gridless router using maze and line probe techniquesLSI LOGIC CORP·Filed 2001·Granted Apr 8, 2003·5 cites·20 claims
- 0447US6781228B2Donut power mesh scheme for flip chip packageLSI LOGIC CORP·Filed 2003·Granted Aug 24, 2004·3 cites·19 claims
- 0545US6674176B2Wire bond package with core ring formed over I/O cellsLSI LOGIC CORP·Filed 2002·Granted Jan 6, 2004·3 cites·11 claims
- 0642US6744081B2Interleaved termination ringLSI LOGIC CORP·Filed 2002·Granted Jun 1, 2004·1 cites·20 claims
- 0738US6835972B2Bowtie and T-shaped structures of L-shaped mesh implementationLSI LOGIC CORP·Filed 2003·Granted Dec 28, 2004·0 cites·11 claims
Join the waitlist — get patent alerts
Get an alert when Radoslav Ratchkov files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →