Inventor · disambiguated record
Raanan Sade
Also filed as: SADE RAANAN
102 granted patents·18 pending applications·630 citations·filing 2008–2025
99Inventor score
Top patents by PatentIndex Score
120 records- 0199US11954489B2Systems for performing instructions to quickly convert and use tiles as 1D vectorsINTEL CORP·Filed 2021·Granted Apr 9, 2024·9 cites·43 claims
- 0299US11748103B2Systems and methods for performing matrix compress and decompress instructionsINTEL CORP·Filed 2022·Granted Sep 5, 2023·9 cites·20 claims
- 0399US11714648B2Systems for performing instructions to quickly convert and use tiles as 1D vectorsINTEL CORP·Filed 2021·Granted Aug 1, 2023·9 cites·45 claims
- 0499US11579880B2Systems for performing instructions to quickly convert and use tiles as 1D vectorsINTEL CORP·Filed 2021·Granted Feb 14, 2023·9 cites·25 claims
- 0599US11249761B2Systems and methods for performing matrix compress and decompress instructionsINTEL CORP·Filed 2020·Granted Feb 15, 2022·11 cites·24 claims
- 0699US10719323B2Systems and methods for performing matrix compress and decompress instructionsINTEL CORP·Filed 2018·Granted Jul 21, 2020·56 cites·20 claims
- 0798US11977886B2Systems, methods, and apparatuses for tile storeINTEL CORP·Filed 2022·Granted May 7, 2024·7 cites·20 claims
- 0898US11893389B2Systems and methods for performing 16-bit floating-point matrix dot product instructionsINTEL CORP·Filed 2023·Granted Feb 6, 2024·7 cites·24 claims
- 0998US11847185B2Systems and methods of instructions to accelerate multiplication of sparse matrices using bitmasks that identify non-zero elementsINTEL CORP·Filed 2021·Granted Dec 19, 2023·7 cites·21 claims
- 1098US11847452B2Systems, methods, and apparatus for tile configurationINTEL CORP·Filed 2021·Granted Dec 19, 2023·7 cites·20 claims
- 1198US11816036B2Method and system for performing data movement operations with read snapshot and in place write updateINTEL CORP·Filed 2022·Granted Nov 14, 2023·11 cites·25 claims
- 1298US11614936B2Systems and methods for performing 16-bit floating-point matrix dot product instructionsINTEL CORP·Filed 2021·Granted Mar 28, 2023·7 cites·31 claims
- 1398US11609762B2Systems and methods to load a tile register pairINTEL CORP·Filed 2021·Granted Mar 21, 2023·7 cites·26 claims
- 1498US11507376B2Systems for performing instructions for fast element unpacking into 2-dimensional registersINTEL CORP·Filed 2021·Granted Nov 22, 2022·10 cites·24 claims
- 1598US10990396B2Systems for performing instructions to quickly convert and use tiles as 1D vectorsINTEL CORP·Filed 2018·Granted Apr 27, 2021·32 cites·22 claims
- 1698US10963256B2Systems and methods for performing instructions to transform matrices into row-interleaved formatINTEL CORP·Filed 2018·Granted Mar 30, 2021·25 cites·20 claims
- 1798US10896043B2Systems for performing instructions for fast element unpacking into 2-dimensional registersINTEL CORP·Filed 2018·Granted Jan 19, 2021·34 cites·20 claims
- 1898US10866786B2Systems and methods for performing instructions to transpose rectangular tilesINTEL CORP·Filed 2018·Granted Dec 15, 2020·27 cites·20 claims
- 1997US11645077B2Systems and methods to zero a tile register pairINTEL CORP·Filed 2021·Granted May 9, 2023·7 cites·31 claims
- 2097US11403071B2Systems and methods for performing instructions to transpose rectangular tilesINTEL CORP·Filed 2020·Granted Aug 2, 2022·7 cites·21 claims
- 2197US11093247B2Systems and methods to load a tile register pairINTEL CORP·Filed 2017·Granted Aug 17, 2021·22 cites·21 claims
- 2297US11080048B2Systems, methods, and apparatus for tile configurationINTEL CORP·Filed 2017·Granted Aug 3, 2021·14 cites·11 claims
- 2397US10970076B2Systems and methods for performing instructions specifying ternary tile logic operationsINTEL CORP·Filed 2018·Granted Apr 6, 2021·27 cites·22 claims
- 2497US10963246B2Systems and methods for performing 16-bit floating-point matrix dot product instructionsINTEL CORP·Filed 2018·Granted Mar 30, 2021·22 cites·20 claims
- 2596US11579883B2Systems and methods for performing horizontal tile operationsINTEL CORP·Filed 2018·Granted Feb 14, 2023·17 cites·20 claims
- 2696US11023235B2Systems and methods to zero a tile register pairINTEL CORP·Filed 2017·Granted Jun 1, 2021·22 cites·25 claims
- 2795US11809869B2Systems and methods to store a tile register pair to memoryINTEL CORP·Filed 2017·Granted Nov 7, 2023·12 cites·22 claims
- 2895US11669326B2Systems, methods, and apparatuses for dot product operationsINTEL CORP·Filed 2017·Granted Jun 6, 2023·15 cites·21 claims
- 2995US10162694B2Hardware apparatuses and methods for memory corruption detectionINTEL CORP·Filed 2015·Granted Dec 25, 2018·12 cites·24 claims
- 3094US11915000B2Apparatuses, methods, and systems to precisely monitor memory store accessesINTEL CORP·Filed 2023·Granted Feb 27, 2024·2 cites·27 claims
- 3194US11816483B2Systems, methods, and apparatuses for matrix operationsINTEL CORP·Filed 2017·Granted Nov 14, 2023·11 cites·21 claims
- 3294US11372643B2Systems and methods for performing instructions to convert to 16-bit floating-point formatINTEL CORP·Filed 2018·Granted Jun 28, 2022·7 cites·16 claims
- 3394US11023382B2Systems, methods, and apparatuses utilizing CPU storage with a memory referenceINTEL CORP·Filed 2017·Granted Jun 1, 2021·14 cites·9 claims
- 3493US12175246B2Systems and methods for performing matrix compress and decompress instructionsINTEL CORP·Filed 2023·Granted Dec 24, 2024·1 cites·18 claims
- 3592US11789729B2Systems and methods for computing dot products of nibbles in two tile operandsINTEL CORP·Filed 2017·Granted Oct 17, 2023·7 cites·21 claims
- 3692US10838734B2Apparatus and method for processing structure of arrays (SoA) and array of structures (AoS) dataINTEL CORP·Filed 2018·Granted Nov 17, 2020·8 cites·24 claims
- 3791US12287843B2Systems and methods of instructions to accelerate multiplication of sparse matrices using bitmasks that identify non-zero elementsINTEL CORP·Filed 2023·Granted Apr 29, 2025·1 cites·20 claims
- 3891US11886875B2Systems and methods for performing nibble-sized operations on matrix elementsINTEL CORP·Filed 2018·Granted Jan 30, 2024·7 cites·19 claims
- 3991US11036504B2Systems and methods for performing 16-bit floating-point vector dot product instructionsINTEL CORP·Filed 2020·Granted Jun 15, 2021·2 cites·30 claims
- 4090US10713177B2Defining virtualized page attributes based on guest page attributesINTEL CORP·Filed 2016·Granted Jul 14, 2020·7 cites·18 claims
- 4190US9858140B2Memory corruption detectionINTEL CORP·Filed 2014·Granted Jan 2, 2018·12 cites·16 claims
- 4290US2025004716A1Systems, methods, and apparatuses for tile loadINTEL CORP·Filed 2024·Application pending·0 cites
- 4389US12282773B2Systems, methods, and apparatus for tile configurationINTEL CORP·Filed 2023·Granted Apr 22, 2025·0 cites·20 claims
- 4489US10606755B2Method and system for performing data movement operations with read snapshot and in place write updateINTEL CORP·Filed 2017·Granted Mar 31, 2020·5 cites·21 claims
- 4589US2024192954A1Systems, methods, and apparatuses for matrix operationsINTEL CORP·Filed 2024·Application pending·0 cites
- 4688US8352683B2Method and system to reduce the power consumption of a memory deviceINTEL CORP·Filed 2010·Granted Jan 8, 2013·12 cites·16 claims
- 4787US11392380B2Apparatuses, methods, and systems to precisely monitor memory store accessesINTEL CORP·Filed 2019·Granted Jul 19, 2022·3 cites·24 claims
- 4887US11366663B2Systems and methods for performing 16-bit floating-point vector dot product instructionsINTEL CORP·Filed 2018·Granted Jun 21, 2022·3 cites·19 claims
- 4987US11327894B2Method and system for performing data movement operations with read snapshot and in place write updateINTEL CORP·Filed 2020·Granted May 10, 2022·2 cites·9 claims
- 5087US10684854B2Apparatus and method for converting a floating-point value from half precision to single precisionINTEL CORP·Filed 2017·Granted Jun 16, 2020·4 cites·17 claims
Showing the top 50 of 120 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Raanan Sade files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →