Inventor · disambiguated record
Ravindra Viswanath
Also filed as: VISWANATH RAVINDRA
1 granted patent·2 pending applications·14 citations·filing 2003–2006
36Inventor score
Top patents by PatentIndex Score
3 records- 0155US7571370B2Configurable, fast, 32-bit CRC generator for 1-byte to 16-bytes variable width input dataLSI LOGIC CORP·Filed 2003·Granted Aug 4, 2009·14 cites·17 claims
- 0225US2006268724A1Using Open Vera Assertions to verify designsVISWANATH RAVINDRA·Filed 2005·Application pending·0 cites
- 0323US2008141063A1Real time elastic FIFO latency optimizationRIDGEWAY CURTIS A·Filed 2006·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Ravindra Viswanath files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →