Inventor · disambiguated record
Reisuke Shimoda
Also filed as: SHIMODA REISUKE
3 granted patents·34 citations·filing 2000–2006
72Inventor score
Technology areasG06F
Top patents by PatentIndex Score
3 records- 0181US7594206B2Fault detecting method and layout method for semiconductor integrated circuitPANASONIC CORP·Filed 2006·Granted Sep 22, 2009·11 cites·10 claims
- 0278US7441168B2Fault detecting method and layout method for semiconductor integrated circuitMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2006·Granted Oct 21, 2008·9 cites·4 claims
- 0368US7065690B1Fault detecting method and layout method for semiconductor integrated circuitMATSUSHITA ELECTRIC INDUSTRIAL CO LTD·Filed 2000·Granted Jun 20, 2006·14 cites·6 claims
Join the waitlist — get patent alerts
Get an alert when Reisuke Shimoda files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →