Inventor · disambiguated record
Richard A. Burch
Also filed as: BURCH RICHARD A
16 granted patents·442 citations·filing 1987–2004
95Inventor score
Top patents by PatentIndex Score
16 records- 0194US5809033AUse of modified line encoding and low signal-to-noise ratio based signal processing to extend range of digital data transmission over repeaterless two-wire telephone linkADTRAN INC·Filed 1995·Granted Sep 15, 1998·122 cites·62 claims
- 0281US5999542AUse of modified line encoding and low signal-to-noise ratio based signal processing to extend range of digital data transmission over repeaterless two-wire telephone linkADTRAN INC·Filed 1998·Granted Dec 7, 1999·45 cites·28 claims
- 0379US4805191AModem with improved timing recovery using equalized dataMOTOROLA INC·Filed 1987·Granted Feb 14, 1989·60 cites·10 claims
- 0475US7433365B1System architecture for linking channel banks of a data communication systemADTRAN INC·Filed 2004·Granted Oct 7, 2008·23 cites·20 claims
- 0565US5396517ATransversal filter useable in echo canceler, decision feedback equalizer applications for minimizing non-linear distortion in signals conveyed over full duplex two-wire communication linkADTRAN·Filed 1993·Granted Mar 7, 1995·32 cites·27 claims
- 0662US5793824ADigital phase locked loop having adaptive bandwidth for pulse stuffing synchronized digital communication systemADTRAN INC·Filed 1996·Granted Aug 11, 1998·25 cites·11 claims
- 0760US5619506AMethod and apparatus for reducing waiting time jitter in pulse stuffing synchronized digital communicationsADTRAN INC·Filed 1995·Granted Apr 8, 1997·22 cites·20 claims
- 0860US5526377ATransversal filter useable in echo canceler, decision feedback equalizer applications for minimizing non-linear distortion in signals conveyed over full duplex two-wire communication linkADTRAN·Filed 1994·Granted Jun 11, 1996·26 cites·14 claims
- 0954US5539785AJitter/wander reduction circuit for pulse-stuffed, synchronized digital communicationsADTRAN·Filed 1994·Granted Jul 23, 1996·16 cites·12 claims
- 1053US6608840B2Use of modified line encoding and low signal-to-noise ratio based signal processing to extend range of digital data transmission over repeaterless two-wire telephone linkADTRAN INC·Filed 2002·Granted Aug 19, 2003·1 cites·20 claims
- 1151US7515591B1Primary channel bank-resident mechanism for scheduling downstream data transmissions to ports of multiple channel banksADTRAN INC·Filed 2004·Granted Apr 7, 2009·2 cites·24 claims
- 1251US7477596B1Policing engine providing dynamic adjustment of peak and sustained data cell rates and efficient transfer of AAL5 cellsADTRAN INC·Filed 2004·Granted Jan 13, 2009·2 cites·25 claims
- 1351US5680422AMethod and apparatus for reducing waiting time jitter in pulse stuffing synchronized digital communicationsADTRAN·Filed 1995·Granted Oct 21, 1997·16 cites·31 claims
- 1450US6041483AFunerary urnDESIGN CAST STUDIOS LLC·Filed 1997·Granted Mar 28, 2000·28 cites·14 claims
- 1543US6108354ASystem, device and method for detecting and characterizing impairments in a communication networkMOTOROLA INC·Filed 1997·Granted Aug 22, 2000·14 cites·39 claims
- 1640US6393029B1Use of modified line encoding and low signal-to-noise auto ratio based signal processing to extend range of digital data transmission over repeaterless two-wire telephone linkADTRAN INC·Filed 1999·Granted May 21, 2002·8 cites·19 claims
Join the waitlist — get patent alerts
Get an alert when Richard A. Burch files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →