Inventor · disambiguated record
Rodolfo G. Beraha
Also filed as: BERAHA RODOLFO · BERAHA RODOLFO G · BERAHA RODOLFO GIACOMO
11 granted patents·1 pending application·309 citations·filing 1996–2019
90Inventor score
Top patents by PatentIndex Score
12 records- 0195US6697276B1Content addressable memory deviceNETLOGIC MICROSYSTEMS INC·Filed 2002·Granted Feb 24, 2004·128 cites·129 claims
- 0293US6934796B1Content addressable memory with hashing functionNETLOGIC MICROSYSTEMS INC·Filed 2002·Granted Aug 23, 2005·100 cites·104 claims
- 0382US9647921B2Statistics and failure detection in a network on a chip (NoC) networkRANGAN VENKAT·Filed 2012·Granted May 9, 2017·7 cites·36 claims
- 0477US7193874B1Content addressable memory deviceNETLOGIC MICROSYSTEMS INC·Filed 2003·Granted Mar 20, 2007·22 cites·20 claims
- 0570US9160362B1Lempel-Ziv (LZ)-based data compression employing implicit variable-length distance codingQUALCOMM INC·Filed 2014·Granted Oct 13, 2015·4 cites·30 claims
- 0662US9286084B2Adaptive hardware reconfiguration of configurable co-processor cores for hardware optimization of functionality blocks based on use case prediction, and related methods, circuits, and computer-readable mediaQUALCOMM INC·Filed 2013·Granted Mar 15, 2016·2 cites·20 claims
- 0748US11488002B2Binary neural network accelerator engine methods and systemsATLAZO INC·Filed 2019·Granted Nov 1, 2022·0 cites·20 claims
- 0847US5798938ASystem and method for verification of a precharge critical path for a system of cascaded dynamic logic gatesHEWLETT PACKARD CO·Filed 1996·Granted Aug 25, 1998·21 cites·23 claims
- 0945US9747038B2Systems and methods for a hybrid parallel-serial memory accessQUALCOMM INC·Filed 2015·Granted Aug 29, 2017·0 cites·20 claims
- 1044US5757687AMethod and apparatus for bounding alignment shifts to enable at-speed denormalized result generation in an FMACHEWLETT PACKARD CO·Filed 1996·Granted May 26, 1998·17 cites·13 claims
- 1135US5754458ATrailing bit anticipatorHEWLETT PACKARD CO·Filed 1996·Granted May 19, 1998·8 cites·3 claims
- 1235US2017017576A1Self-adaptive Cache Architecture Based on Run-time Hardware Counters and Offline Profiling of ApplicationsQUALCOMM INC·Filed 2015·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Rodolfo G. Beraha files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →