Inventor · disambiguated record
Sanjeev Jahagirdar
Also filed as: JAHAGIRDAR SANJEEV · JAHAGIRDAR SANJEEV S
139 granted patents·25 pending applications·893 citations·filing 1999–2025
99Inventor score
Files withINTEL CORP135JAHAGIRDAR SANJEEV7FISCHER STEPHEN ANTHONY3MICROSOFT TECHNOLOGY LICENSING LLC3SODHI INDER M3
Top patents by PatentIndex Score
164 records- 0199US11360767B2Instructions and logic to perform floating point and integer operations for machine learningINTEL CORP·Filed 2021·Granted Jun 14, 2022·39 cites·25 claims
- 0299US11169799B2Instructions and logic to perform floating-point and integer operations for machine learningINTEL CORP·Filed 2019·Granted Nov 9, 2021·36 cites·20 claims
- 0399US11080046B2Instructions and logic to perform floating point and integer operations for machine learningINTEL CORP·Filed 2021·Granted Aug 3, 2021·38 cites·30 claims
- 0499US10474458B2Instructions and logic to perform floating-point and integer operations for machine learningINTEL CORP·Filed 2017·Granted Nov 12, 2019·46 cites·20 claims
- 0599US10353706B2Instructions and logic to perform floating-point and integer operations for machine learningINTEL CORP·Filed 2017·Granted Jul 16, 2019·47 cites·20 claims
- 0698US11756150B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2022·Granted Sep 12, 2023·5 cites·22 claims
- 0798US11410266B2Disaggregation of System-On-Chip (SOC) architectureINTEL CORP·Filed 2020·Granted Aug 9, 2022·6 cites·20 claims
- 0898US10803548B2Disaggregation of SOC architectureINTEL CORP·Filed 2019·Granted Oct 13, 2020·32 cites·20 claims
- 0998US10304154B2Coordination and increased utilization of graphics processors during inferenceINTEL CORP·Filed 2017·Granted May 28, 2019·33 cites·18 claims
- 1097US12182035B2Systems and methods for cache optimizationINTEL CORP·Filed 2020·Granted Dec 31, 2024·6 cites·21 claims
- 1197US11861761B2Graphics processing unit processing and caching improvementsINTEL CORP·Filed 2020·Granted Jan 2, 2024·8 cites·26 claims
- 1296US12124383B2Systems and methods for cache optimizationINTEL CORP·Filed 2022·Granted Oct 22, 2024·3 cites·24 claims
- 1396US12056059B2Systems and methods for cache optimizationINTEL CORP·Filed 2022·Granted Aug 6, 2024·3 cites·23 claims
- 1496US10490170B2Adaptive multibit bus for energy optimizationINTEL CORP·Filed 2019·Granted Nov 26, 2019·7 cites·26 claims
- 1595US8806248B2Method, apparatus, and system for optimizing frequency and performance in a multidie microprocessorINTEL CORP·Filed 2013·Granted Aug 12, 2014·21 cites·20 claims
- 1695US7664970B2Method and apparatus for a zero voltage processor sleep stateINTEL CORP·Filed 2005·Granted Feb 16, 2010·38 cites·10 claims
- 1794US10817042B2Power savings for neural network architecture with zero activations during inferenceINTEL CORP·Filed 2018·Granted Oct 27, 2020·31 cites·22 claims
- 1894US7650518B2Method, apparatus, and system for increasing single core performance in a multi-core microprocessorINTEL CORP·Filed 2006·Granted Jan 19, 2010·41 cites·17 claims
- 1993US10983581B2Resource load balancing based on usage and power limitsINTEL CORP·Filed 2017·Granted Apr 20, 2021·12 cites·27 claims
- 2093US7953993B2Method and apparatus for a zero voltage processor sleep stateINTEL CORP·Filed 2007·Granted May 31, 2011·19 cites·14 claims
- 2193US7149645B2Method and apparatus for accurate on-die temperature measurementINTEL CORP·Filed 2004·Granted Dec 12, 2006·86 cites·32 claims
- 2292US12141578B2Instructions and logic to perform floating point and integer operations for machine learningINTEL CORP·Filed 2020·Granted Nov 12, 2024·2 cites·28 claims
- 2392US11360808B2Efficient thread group schedulingINTEL CORP·Filed 2017·Granted Jun 14, 2022·8 cites·13 claims
- 2492US10290289B2Adaptive multibit bus for energy optimizationINTEL CORP·Filed 2017·Granted May 14, 2019·7 cites·25 claims
- 2592US9823719B2Controlling power delivery to a processor via a bypassINTEL CORP·Filed 2013·Granted Nov 21, 2017·11 cites·21 claims
- 2690US11386521B2Enabling product SKUS based on chiplet configurationsINTEL CORP·Filed 2021·Granted Jul 12, 2022·2 cites·20 claims
- 2790US11081091B2Adaptive multibit bus for energy optimizationINTEL CORP·Filed 2019·Granted Aug 3, 2021·3 cites·20 claims
- 2890US10747286B2Dynamic power budget allocation in multi-processor systemINTEL CORP·Filed 2018·Granted Aug 18, 2020·4 cites·22 claims
- 2990US8356197B2Method, apparatus, and system for optimizing frequency and performance in a multidie microprocessorINTEL CORP·Filed 2011·Granted Jan 15, 2013·11 cites·20 claims
- 3090US8032772B2Method, apparatus, and system for optimizing frequency and performance in a multi-die microprocessorINTEL CORP·Filed 2007·Granted Oct 4, 2011·15 cites·23 claims
- 3189US10430310B2Dynamic voltage-frequency curve managementINTEL CORP·Filed 2017·Granted Oct 1, 2019·5 cites·8 claims
- 3289US10429913B2Controlling power delivery to a processor via a bypassINTEL CORP·Filed 2018·Granted Oct 1, 2019·4 cites·20 claims
- 3389US10409346B2Controlling power delivery to a processor via a bypassINTEL CORP·Filed 2018·Granted Sep 10, 2019·4 cites·20 claims
- 3489US10146283B2Controlling power delivery to a processor via a bypassINTEL CORP·Filed 2017·Granted Dec 4, 2018·4 cites·20 claims
- 3588US10909652B2Enabling product SKUs based on chiplet configurationsINTEL CORP·Filed 2019·Granted Feb 2, 2021·4 cites·20 claims
- 3688US10303953B2Person tracking and privacy and acceleration of data using autonomous machinesINTEL CORP·Filed 2017·Granted May 28, 2019·6 cites·18 claims
- 3788US2025061535A1Disaggregation of system-on-chip (soc) architectureINTEL CORP·Filed 2024·Application pending·0 cites
- 3888US2025094170A1Instructions and logic to perform floating point and integer operations for machine learningINTEL CORP·Filed 2024·Application pending·0 cites
- 3987US9360909B2System, method and apparatus for energy efficiency and energy conservation by configuring power management parameters during run timeWELLS RYAN D·Filed 2013·Granted Jun 7, 2016·8 cites·24 claims
- 4087US7917787B2Method, apparatus and system to dynamically choose an aoptimum power stateINTEL CORP·Filed 2009·Granted Mar 29, 2011·14 cites·19 claims
- 4186US12217053B2Instructions and logic to perform floating point and integer operations for machine learningINTEL CORP·Filed 2023·Granted Feb 4, 2025·0 cites·25 claims
- 4286US10871966B2Intelligent thread dispatch and vectorization of atomic operationsINTEL CORP·Filed 2019·Granted Dec 22, 2020·4 cites·13 claims
- 4386US9280172B2Method, apparatus, and system for optimizing frequency and performance in a multidie microprocessorINTEL CORP·Filed 2013·Granted Mar 8, 2016·5 cites·20 claims
- 4486US2025299032A1Dynamic precision for neural network compute operationsINTEL CORP·Filed 2025·Application pending·0 cites
- 4585US12436727B2Regional adjustment of render rateINTEL CORP·Filed 2024·Granted Oct 7, 2025·0 cites·20 claims
- 4685US12112398B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2023·Granted Oct 8, 2024·0 cites·20 claims
- 4785US12056789B2Disaggregation of system-on-chip (SOC) architectureINTEL CORP·Filed 2023·Granted Aug 6, 2024·0 cites·20 claims
- 4885US11157052B2Controlling power delivery to a processor via a bypassINTEL CORP·Filed 2019·Granted Oct 26, 2021·2 cites·20 claims
- 4985US10459509B2Dual path sequential element to reduce toggles in data pathINTEL CORP·Filed 2017·Granted Oct 29, 2019·3 cites·24 claims
- 5085US10049080B2Asymmetric performance multicore architecture with same instruction set architectureINTEL CORP·Filed 2017·Granted Aug 14, 2018·3 cites·24 claims
Showing the top 50 of 164 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Sanjeev Jahagirdar files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →