Inventor · disambiguated record

Sajid Kabeer

Also filed as: KABEER SAJID

2 granted patents·1 pending application·6 citations·filing 2016–2018

50Inventor score

Technology areasH10P

Files withMICROCHIP TECH INC3

Top patents by PatentIndex Score

3 records

0177US10050131B2Method of forming a polysilicon sidewall oxide region in a memory cellMICROCHIP TECH INC·Filed 2016·Granted Aug 14, 2018·4 cites·19 claims
0273US10424589B2Floating gate spacer for controlling a source region formation in a memory cellMICROCHIP TECH INC·Filed 2018·Granted Sep 24, 2019·2 cites·16 claims
0336US2019207034A1Split-Gate Memory Cell With Field-Enhanced Source Junctions, And Method Of Forming Such Memory CellMICROCHIP TECH INC·Filed 2018·Application pending·0 cites

Join the waitlist — get patent alerts

Get an alert when Sajid Kabeer files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →