Inventor · disambiguated record
Satish C. Saripella
Also filed as: SARIPELLA SATISH · SARIPELLA SATISH C · SARIPELLA SATISH CHANDRA
19 granted patents·262 citations·filing 1996–2002
95Inventor score
Top patents by PatentIndex Score
19 records- 0194US6445211B1Circuit technique for improved current matching in charge pump PLLSCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Sep 3, 2002·69 cites·18 claims
- 0283US5821799ALow voltage level shifting circuit and low voltage sense amplifierCYPRESS SEMICONDUCTOR CORP·Filed 1996·Granted Oct 13, 1998·46 cites·27 claims
- 0375US6784700B1Input buffer circuitCYPRESS SEMICONDUCTOR CORP·Filed 2002·Granted Aug 31, 2004·23 cites·11 claims
- 0473US6373231B1Voltage regulatorCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Apr 16, 2002·19 cites·20 claims
- 0564US6441593B1Low noise switching regulatorCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Aug 27, 2002·14 cites·21 claims
- 0655US6016277AReference voltage generator for reading a ROM cell in an integrated RAM/ROM memory deviceCYPRESS SEMICONDUCTOR CORP·Filed 1997·Granted Jan 18, 2000·15 cites·18 claims
- 0750US6249177B1Method, circuit and/or architecture for reducing gate oxide stress in low-voltage regulated devicesCYPRESS SEMICONDUCTOR CORP·Filed 2000·Granted Jun 19, 2001·7 cites·20 claims
- 0847US5880999ARead only/random access memory architecture and methods for operating sameCYPRESS SEMICONDUCTOR CORP·Filed 1997·Granted Mar 9, 1999·10 cites·21 claims
- 0946US5666310AHigh-speed sense amplifier having variable current level trip pointCYPRESS SEMICONDUCTOR·Filed 1996·Granted Sep 9, 1997·12 cites·13 claims
- 1043US5936894ADual level wordline clamp for reduced memory cell currentCYPRESS SEMICONDUCTOR CORP·Filed 1998·Granted Aug 10, 1999·7 cites·20 claims
- 1143US5748021ASense amplifier design with dynamic recoveryCYPRESS SEMICONDUCTOR CORP·Filed 1996·Granted May 5, 1998·8 cites·20 claims
- 1242US6122203AMethod, architecture and circuit for writing to and reading from a memory during a single cycleCYPRESS SEMICONDUCTOR CORP·Filed 1998·Granted Sep 19, 2000·8 cites·20 claims
- 1342US5978280AMethod, architecture and circuit for reducing and/or eliminating small signal voltage swing sensitivityCYPRESS SEMICONDUCTOR CORP·Filed 1998·Granted Nov 2, 1999·8 cites·17 claims
- 1436US5864507ADual level wordline clamp for reduced memory cell currentCYPRESS SEMICONDUCTOR CORP·Filed 1996·Granted Jan 26, 1999·4 cites·20 claims
- 1535US5986970AMethod, architecture and circuit for writing to a memoryCYPRESS SEMICONDUCTOR CORP·Filed 1998·Granted Nov 16, 1999·4 cites·14 claims
- 1634US6087858ASelf-timed sense amplifier evaluation schemeCYPRESS SEMICONDUCTOR CORP·Filed 1998·Granted Jul 11, 2000·3 cites·20 claims
- 1734US5737274ASense amplifier designCYPRESS SEMICONDUCTOR CORP·Filed 1996·Granted Apr 7, 1998·3 cites·20 claims
- 1832US5946255AWordline synchronized reference voltage generatorCYPRESS SEMICONDUCTOR CORP·Filed 1998·Granted Aug 31, 1999·2 cites·17 claims
- 1930US5793682ACircuit and method for disabling a bitline loadCYPRESS SEMICONDUCTOR CORP·Filed 1996·Granted Aug 11, 1998·0 cites·17 claims
Join the waitlist — get patent alerts
Get an alert when Satish C. Saripella files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →