Inventor · disambiguated record
Shashi Kiran Chilappagari
Also filed as: CHILAPPAGARI SHASHI KIRAN
41 granted patents·2 pending applications·344 citations·filing 2010–2021
98Inventor score
Files withMARVELL INT LTD18MARVELL WORLD TRADE LTD12CHILAPPAGARI SHASHI KIRAN5DEGIRUM CORP3CHEN ZHENGANG2
Top patents by PatentIndex Score
43 records- 0197US8576625B1Decoder parameter estimation using multiple memory readsYANG XUESHI·Filed 2011·Granted Nov 5, 2013·32 cites·20 claims
- 0297US8531888B2Determining optimal reference voltages for progressive reads in flash memory systemsCHILAPPAGARI SHASHI KIRAN·Filed 2011·Granted Sep 10, 2013·44 cites·20 claims
- 0396US9755665B1Systems and methods for an iterative decoding schemeMARVELL INT LTD·Filed 2015·Granted Sep 5, 2017·20 cites·20 claims
- 0496US9153336B1Decoder parameter estimation using multiple memory readsMARVELL INT LTD·Filed 2013·Granted Oct 6, 2015·26 cites·24 claims
- 0594US9564931B1Systems and methods for using decoders of different complexity in a hybrid decoder architectureMARVELL INT LTD·Filed 2015·Granted Feb 7, 2017·15 cites·19 claims
- 0693US9577675B1System and method for encoding user data with low-density parity-check codes with flexible redundant parity check matrix structuresMARVELL INT LTD·Filed 2014·Granted Feb 21, 2017·19 cites·21 claims
- 0792US9437320B1Joint detecting and decoding system for nonvolatile semiconductor memory with reduced inter-cell interferenceMARVELL INT LTD·Filed 2015·Granted Sep 6, 2016·14 cites·16 claims
- 0890US8984378B1Systems and methods for performing multi-state bit flipping in an LDPC decoderMARVELL INT LTD·Filed 2014·Granted Mar 17, 2015·11 cites·20 claims
- 0990US8913437B2Inter-cell interference cancellationMARVELL WORLD TRADE LTD·Filed 2012·Granted Dec 16, 2014·11 cites·8 claims
- 1090US8667361B1Systems and methods for performing bit flipping in an LDPC decoderVARNICA NEDELJKO·Filed 2011·Granted Mar 4, 2014·11 cites·20 claims
- 1188US9548764B1Memory efficient decoders for low-density parity-check codesMARVELL INT LTD·Filed 2014·Granted Jan 17, 2017·12 cites·22 claims
- 1288US8694868B1Systems and methods for performing multi-state bit flipping in an LDPC decoderCHILAPPAGARI SHASHI KIRAN·Filed 2011·Granted Apr 8, 2014·10 cites·20 claims
- 1387US10200064B1Systems and method for bit-flipping decoders with partial-column processing, ordering and schedulingMARVELL INT LTD·Filed 2015·Granted Feb 5, 2019·9 cites·18 claims
- 1487US9537508B1Systems and methods for decoding cascade LDPC codesMARVELL INT LTD·Filed 2015·Granted Jan 3, 2017·7 cites·20 claims
- 1587US8458556B2Low complexity finite precision decoders and apparatus for LDPC codesPLANJERY SHIVA K·Filed 2010·Granted Jun 4, 2013·22 cites·22 claims
- 1686US8885415B2Determining optimal reference voltages for progressive reads in flash memory systemsMARVELL WORLD TRADE LTD·Filed 2013·Granted Nov 11, 2014·8 cites·18 claims
- 1784US9385753B2Systems and methods for bit flipping decoding with reliability inputsMARVELL WORLD TRADE LTD·Filed 2014·Granted Jul 5, 2016·9 cites·20 claims
- 1883US9614548B1Systems and methods for hybrid message passing and bit flipping decoding of LDPC codesMARVELL INT LTD·Filed 2014·Granted Apr 4, 2017·8 cites·16 claims
- 1983US9323611B2Systems and methods for multi-stage soft input decodingMARVELL WORLD TRADE LTD·Filed 2014·Granted Apr 26, 2016·6 cites·20 claims
- 2082US9065623B1Mixed mapping for rate compatible trellis coded modulationCHEN ZHENGANG·Filed 2011·Granted Jun 23, 2015·7 cites·20 claims
- 2181US10411735B1Systems and methods for an iterative decoding schemeMARVELL INT LTD·Filed 2017·Granted Sep 10, 2019·4 cites·22 claims
- 2279US10038456B1Decoders with look ahead logicMARVELL INT LTD·Filed 2015·Granted Jul 31, 2018·5 cites·20 claims
- 2378US8681564B2Systems and methods for generating soft information in NAND flashCHEN ZHENGANG·Filed 2012·Granted Mar 25, 2014·5 cites·20 claims
- 2477US9369152B2Systems and methods for decoding with late reliability informationMARVELL WORLD TRADE LTD·Filed 2014·Granted Jun 14, 2016·4 cites·20 claims
- 2577US8943381B1Systems and methods for performing bit flipping in an LDPC decoderMARVELL INT LTD·Filed 2014·Granted Jan 27, 2015·3 cites·20 claims
- 2676US10153786B1Iterative decoder with dynamically-variable performanceMARVELL INT LTD·Filed 2016·Granted Dec 11, 2018·4 cites·22 claims
- 2776US9009574B2Identification and mitigation of hard errors in memory systemsCHILAPPAGARI SHASHI KIRAN·Filed 2012·Granted Apr 14, 2015·5 cites·12 claims
- 2870US10790857B1Systems and methods for using decoders of different complexity in a hybrid decoder architectureMARVELL INT LTD·Filed 2017·Granted Sep 29, 2020·2 cites·22 claims
- 2970US8825945B2Mapping different portions of data to different pages of multi-level non-volatile memoryCHILAPPAGARI SHASHI KIRAN·Filed 2012·Granted Sep 2, 2014·2 cites·19 claims
- 3068US9203432B2Symbol flipping decoders of non-binary low-density parity check (LDPC) codesMARVELL WORLD TRADE LTD·Filed 2013·Granted Dec 1, 2015·3 cites·20 claims
- 3167US10587288B1Systems and methods for iterative coding of product codes in nand FLASH controllersMARVELL INT LTD·Filed 2016·Granted Mar 10, 2020·2 cites·22 claims
- 3267US8875000B2Methods and systems systems for encoding and decoding in trellis coded modulation systemsCHILAPPAGARI SHASHI KIRAN·Filed 2011·Granted Oct 28, 2014·2 cites·20 claims
- 3364US10365966B1Methods and systems for wordline based encoding and decoding in NAND flashMARVELL INT LTD·Filed 2015·Granted Jul 30, 2019·2 cites·18 claims
- 3463US12455746B2Method and apparatus for performing matrix multiplicationDEGIRUM CORP·Filed 2021·Granted Oct 28, 2025·0 cites·24 claims
- 3557US2020341772A1Efficient Architectures For Deep Learning AlgorithmsDEGIRUM CORP·Filed 2019·Application pending·0 cites
- 3652US11410032B2Word2VEC processing systemDEGIRUM CORP·Filed 2019·Granted Aug 9, 2022·0 cites·22 claims
- 3750US9379738B2Systems and methods for decoding using partial reliability informationMARVELL WORLD TRADE LTD·Filed 2014·Granted Jun 28, 2016·0 cites·18 claims
- 3847US10084480B1Systems and methods for decoding cascade LDPC codesMARVELL INT LTD·Filed 2016·Granted Sep 25, 2018·0 cites·20 claims
- 3947US9183942B2Inter-cell interference cancellationMARVELL WORLD TRADE LTD·Filed 2014·Granted Nov 10, 2015·0 cites·16 claims
- 4047US9153323B2Systems and methods for generating soft information in NAND flashMARVELL WORLD TRADE LTD·Filed 2014·Granted Oct 6, 2015·0 cites·20 claims
- 4147US9152558B2Mapping different portions of data to different pages of multi-level non-volatile memoryMARVELL WORLD TRADE LTD·Filed 2014·Granted Oct 6, 2015·0 cites·20 claims
- 4243US9467170B2NAND flash memory systems with efficient soft information interfaceMARVELL WORLD TRADE LTD·Filed 2014·Granted Oct 11, 2016·0 cites·23 claims
- 4340US2015220391A1Identification and mitigation of hard errors in memory systemsMARVELL WORLD TRADE LTD·Filed 2015·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Shashi Kiran Chilappagari files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →