Inventor · disambiguated record
Shinichiro Ikeda
Also filed as: IKEDA SHINICHIRO
10 granted patents·4 pending applications·93 citations·filing 1988–2025
88Inventor score
Top patents by PatentIndex Score
14 records- 0181US2025285525A1Information providing methodNEC CORP·Filed 2025·Application pending·0 cites
- 0281US2025299551A1Information providing methodNEC CORP·Filed 2025·Application pending·0 cites
- 0376US8982650B2Memory interface circuit and timing adjusting methodNISHIWAKI HITOAKI·Filed 2012·Granted Mar 17, 2015·10 cites·10 claims
- 0474US6466492B2Synchronous semiconductor memory device and method for controlling mask data input circuitFUJITSU LTD·Filed 2001·Granted Oct 15, 2002·23 cites·10 claims
- 0570US6385127B1Synchronous semiconductor device and method for latching input signalsFUJITSU LTD·Filed 2001·Granted May 7, 2002·19 cites·14 claims
- 0667US7859284B2Semiconductor device and semiconductor device moduleFUJITSU SEMICONDUCTOR LTD·Filed 2008·Granted Dec 28, 2010·4 cites·14 claims
- 0765US7133996B2Memory device and internal control method thereforFUJITSU LTD·Filed 2002·Granted Nov 7, 2006·14 cites·80 claims
- 0860US2023017248A1Information providing methodNEC CORP·Filed 2019·Application pending·0 cites
- 0957US6418072B2Semiconductor integrated circuitFUJITSU LTD·Filed 2000·Granted Jul 9, 2002·10 cites·9 claims
- 1050US6411564B2Semiconductor memory device and synchronous memoryFUJITSU LTD·Filed 2001·Granted Jun 25, 2002·7 cites·15 claims
- 1142US8185760B2Memory controller device, control method for memory controller device and data reception deviceTAKAKURA AKIHIRO·Filed 2009·Granted May 22, 2012·1 cites·13 claims
- 1240US8934316B2Parallel-serial conversion circuit for adjusting an output timing of a serial data signal with respect to a reference clock signal, and an interface circuit, a control device including the sameFUJITSU SEMICONDUCTOR LTD·Filed 2013·Granted Jan 13, 2015·0 cites·8 claims
- 1335US2008205170A1Ddr-sdram interface circuitry, and method and system for testing the interface circuitryFUJITSU LTD·Filed 2008·Application pending·0 cites
- 1429US4904535AAdhesive and bonding processDENKI KAGAKU KOGYO KK·Filed 1988·Granted Feb 27, 1990·5 cites·7 claims
Join the waitlist — get patent alerts
Get an alert when Shinichiro Ikeda files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →