Inventor · disambiguated record
Simon John Craske
Also filed as: CRASKE SIMON · CRASKE SIMON J · CRASKE SIMON JOHN
85 granted patents·17 pending applications·232 citations·filing 2004–2023
98Inventor score
Top patents by PatentIndex Score
102 records- 0195US7624215B2Interrupt controllerADVANCED RISC MACH LTD·Filed 2008·Granted Nov 24, 2009·66 cites·21 claims
- 0289US9201651B2Data processing apparatus and method having integer state preservation function and floating point state preservation functionCRASKE SIMON JOHN·Filed 2010·Granted Dec 1, 2015·14 cites·32 claims
- 0387US9383999B2Conditional compare instructionSEAL DAVID JAMES·Filed 2011·Granted Jul 5, 2016·13 cites·19 claims
- 0487US8533685B2Processing apparatus, trace unit and diagnostic apparatusHORLEY JOHN MICHAEL·Filed 2011·Granted Sep 10, 2013·8 cites·19 claims
- 0586US9122890B2Secure mechanism to switch between different domains of operation in a data processorADVANCED RISC MACH LTD·Filed 2013·Granted Sep 1, 2015·9 cites·21 claims
- 0684US8291002B2Barrel shifterCRASKE SIMON JOHN·Filed 2009·Granted Oct 16, 2012·13 cites·25 claims
- 0783US11461104B2Deferred system error exception handling in a data processing apparatusADVANCED RISC MACH LTD·Filed 2015·Granted Oct 4, 2022·4 cites·20 claims
- 0883US8356119B2Performance by reducing transaction request ordering requirementsADVANCED RISC MACH LTD·Filed 2010·Granted Jan 15, 2013·10 cites·20 claims
- 0980US10747536B2Program loop controlADVANCED RISC MACH LTD·Filed 2017·Granted Aug 18, 2020·3 cites·28 claims
- 1079US8826079B2Data processing apparatus and method for identifying debug eventsGILDAY DAVID MICHAEL·Filed 2011·Granted Sep 2, 2014·7 cites·15 claims
- 1178US10503512B2Context sensitive barriers with an implicit access ordering constraint for a victim contextADVANCED RISC MACH LTD·Filed 2015·Granted Dec 10, 2019·3 cites·16 claims
- 1278US7373550B2Generation of a computer program to test for correct operation of a data processing apparatusADVANCED RISC MACH LTD·Filed 2005·Granted May 13, 2008·11 cites·15 claims
- 1377US10503932B2Secure mode state data access trackingADVANCED RISC MACH LTD·Filed 2016·Granted Dec 10, 2019·2 cites·27 claims
- 1476US9940268B2Handling memory access protection and address translation in a data processing apparatusADVANCED RISC MACH LTD·Filed 2013·Granted Apr 10, 2018·4 cites·22 claims
- 1576US7925866B2Data processing apparatus and method for handling instructions to be executed by processing circuitryADVANCED RISC MACH LTD·Filed 2008·Granted Apr 12, 2011·9 cites·15 claims
- 1674US9213828B2Data processing apparatus and method for protecting secure data and program code from non-secure access when switching between secure and less secure domainsADVANCED RISC MACH LTD·Filed 2012·Granted Dec 15, 2015·3 cites·18 claims
- 1771US8086883B2Hardware driven processor state storage prior to entering a low powerAXFORD SIMON·Filed 2008·Granted Dec 27, 2011·6 cites·17 claims
- 1870US8015337B2Power efficient interrupt detectionADVANCED RISC MACH LTD·Filed 2009·Granted Sep 6, 2011·6 cites·15 claims
- 1969US10318407B2Allocating a debug instruction set based on the current operating state in a multi-instruction-set data processing apparatusADVANCED RISC MACH LTD·Filed 2016·Granted Jun 11, 2019·1 cites·34 claims
- 2069US8635406B2Data processing apparatus and method for providing target address information for branch instructionsGREENHALGH PETER R·Filed 2012·Granted Jan 21, 2014·4 cites·17 claims
- 2169US8347067B2Instruction pre-decoding of multiple instruction setsADVANCED RISC MACH LTD·Filed 2008·Granted Jan 1, 2013·4 cites·19 claims
- 2268US10768938B2Branch instructionADVANCED RISC MACH LTD·Filed 2017·Granted Sep 8, 2020·1 cites·19 claims
- 2367US9753730B2Decoding instructions from multiple instructions setsCRASKE SIMON JOHN·Filed 2011·Granted Sep 5, 2017·2 cites·22 claims
- 2467US9747052B2Virtualisation supporting guest operating systems using memory protection units to determine permission of a memory access operation for a physical addressADVANCED RISC MACH LTD·Filed 2013·Granted Aug 29, 2017·2 cites·19 claims
- 2567US8914616B2Exchanging physical to logical register mapping for obfuscation purpose when instruction of no operational impact is executedCRASKE SIMON JOHN·Filed 2011·Granted Dec 16, 2014·2 cites·17 claims
- 2666US8499017B2Apparatus and method for performing fused multiply add floating point operationPENTON ANTONY JOHN·Filed 2009·Granted Jul 30, 2013·3 cites·32 claims
- 2765US10705587B2Mode switching in dependence upon a number of active threadsADVANCED RISC MACH LTD·Filed 2016·Granted Jul 7, 2020·1 cites·17 claims
- 2865US8572329B2Multi-region default memory mapAXFORD SIMON·Filed 2005·Granted Oct 29, 2013·4 cites·16 claims
- 2964US9606850B2Apparatus and method for tracing exceptionsADVANCED RISC MACH LTD·Filed 2013·Granted Mar 28, 2017·1 cites·15 claims
- 3063US7673187B2Data processing apparatus and method for reducing trace bandwidthADVANCED RISC MACH LTD·Filed 2006·Granted Mar 2, 2010·2 cites·17 claims
- 3162US11579879B2Processing pipeline with first and second processing modes having different performance or energy consumption characteristicsADVANCED RISC MACH LTD·Filed 2021·Granted Feb 14, 2023·0 cites·14 claims
- 3261US10102160B2Speculative interrupt signallingADVANCED RISC MACH LTD·Filed 2014·Granted Oct 16, 2018·1 cites·12 claims
- 3360US11055440B2Handling access attributes for data accessesADVANCED RISC MACH LTD·Filed 2019·Granted Jul 6, 2021·0 cites·16 claims
- 3460US9430421B2Interrupt signal arbitrationADVANCED RISC MACH LTD·Filed 2014·Granted Aug 30, 2016·1 cites·12 claims
- 3560US2021026634A1Apparatus with reduced hardware register set using register-emulating memory location to emulate architectural registerADVANCED RISC MACH LTD·Filed 2020·Application pending·0 cites
- 3659US11074080B2Apparatus and branch prediction circuitry having first and second branch prediction schemes, and methodADVANCED RISC MACH LTD·Filed 2020·Granted Jul 27, 2021·0 cites·9 claims
- 3759US8583897B2Register file with circuitry for setting register entries to a predetermined valueCRASKE SIMON JOHN·Filed 2009·Granted Nov 12, 2013·1 cites·26 claims
- 3858US8621336B2Error correction in a set associative storage deviceCRASKE SIMON JOHN·Filed 2008·Granted Dec 31, 2013·1 cites·15 claims
- 3958US7743294B2Diagnostic mode switchingADVANCED RISC MACH LTD·Filed 2006·Granted Jun 22, 2010·1 cites·31 claims
- 4056US11755243B2Apparatus and method for triggering actionADVANCED RISC MACH LTD·Filed 2019·Granted Sep 12, 2023·0 cites·17 claims
- 4156US10379989B2Processing apparatus, trace unit and diagnostic apparatusADVANCED RISC MACH LTD·Filed 2013·Granted Aug 13, 2019·0 cites·20 claims
- 4255US11256569B2Error correcting bitsADVANCED RISC MACH LTD·Filed 2020·Granted Feb 22, 2022·0 cites·19 claims
- 4355US10354092B2Handling access attributes for data accessesADVANCED RISC MACH LTD·Filed 2014·Granted Jul 16, 2019·0 cites·14 claims
- 4455US7644399B2Forming an executable program from a list of program instructionsADVANCED RISC MACH LTD·Filed 2004·Granted Jan 5, 2010·5 cites·18 claims
- 4554US9983872B2Conditional selection of data elementsADVANCED RISC MACH LTD·Filed 2017·Granted May 29, 2018·0 cites·30 claims
- 4654US2025284495A1Exception return state lock parameterADVANCED RISC MACH LTD·Filed 2023·Application pending·0 cites
- 4753US11216280B2Exception interceptionADVANCED RISC MACH LTD·Filed 2019·Granted Jan 4, 2022·0 cites·16 claims
- 4853US10025923B2Data processing apparatus and method for protecting secure data and program code from non-secure access when switching between secure and less secure domainsADVANCED RISC MACH LTD·Filed 2015·Granted Jul 17, 2018·0 cites·19 claims
- 4953US9501667B2Security domain predictionADVANCED RISC MACH LTD·Filed 2014·Granted Nov 22, 2016·0 cites·21 claims
- 5052US11152076B2Apparatus and method for executing debug instructionsADVANCED RISC MACH LTD·Filed 2019·Granted Oct 19, 2021·0 cites·14 claims
Showing the top 50 of 102 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Simon John Craske files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →