Inventor · disambiguated record
Stephen L. Blinick
Also filed as: BLINICK STEPHEN L · BLINICK STEPHEN LAROUX
41 granted patents·2 pending applications·291 citations·filing 2004–2018
97Inventor score
Top patents by PatentIndex Score
43 records- 0196US8255627B2Secondary cache for write accumulation and coalescingBLINICK STEPHEN LAROUX·Filed 2009·Granted Aug 28, 2012·69 cites·17 claims
- 0294US8549225B2Secondary cache for write accumulation and coalescingBLINICK STEPHEN LAROUX·Filed 2012·Granted Oct 1, 2013·26 cites·9 claims
- 0393US7685476B2Early notification of error via software interrupt and shared memory writeIBM·Filed 2006·Granted Mar 23, 2010·52 cites·11 claims
- 0491US8688913B2Management of partial data segments in dual cache systemsBENHASE MICHAEL T·Filed 2011·Granted Apr 1, 2014·11 cites·12 claims
- 0589US8055934B1Error routing in a multi-root communication fabricIBM·Filed 2010·Granted Nov 8, 2011·14 cites·20 claims
- 0686US8972662B2Dynamically adjusted threshold for population of secondary cacheBENHASE MICHAEL T·Filed 2012·Granted Mar 3, 2015·8 cites·6 claims
- 0786US8935462B2Promotion of partial data segments in flash cacheIBM·Filed 2013·Granted Jan 13, 2015·6 cites·7 claims
- 0881US8935479B2Adaptive cache promotions in a two level caching systemBENHASE MICHAEL T·Filed 2012·Granted Jan 13, 2015·5 cites·5 claims
- 0981US8688914B2Promotion of partial data segments in flash cacheBENHASE MICHAEL T·Filed 2011·Granted Apr 1, 2014·4 cites·14 claims
- 1080US9075720B2Locking a cache line for write operations on a busBLINICK STEPHEN L·Filed 2010·Granted Jul 7, 2015·5 cites·15 claims
- 1179US10049050B2Locking a cache line for write operations on a busIBM·Filed 2016·Granted Aug 14, 2018·2 cites·15 claims
- 1279US9152599B2Managing cache memoriesIBM·Filed 2013·Granted Oct 6, 2015·5 cites·12 claims
- 1379US7340595B2Multiplex execution-path systemIBM·Filed 2005·Granted Mar 4, 2008·8 cites·7 claims
- 1478US8775867B2Method and system for using a standby server to improve redundancy in a dual-node data storage systemIBM·Filed 2013·Granted Jul 8, 2014·4 cites·6 claims
- 1575US10152423B2Selective population of secondary cache employing heat metricsASH KEVIN J·Filed 2011·Granted Dec 11, 2018·4 cites·9 claims
- 1675US7870417B2Apparatus, system, and method for adapter card failoverIBM·Filed 2007·Granted Jan 11, 2011·7 cites·26 claims
- 1772US8782464B2Method and system for using a standby server to improve redundancy in a dual-node data storage systemBLINICK STEPHEN L·Filed 2011·Granted Jul 15, 2014·3 cites·12 claims
- 1871US9208094B2Managing and sharing storage cache resources in a cluster environmentIBM·Filed 2013·Granted Dec 8, 2015·3 cites·14 claims
- 1970US9436607B2Locking a cache line for write operations on a busIBM·Filed 2015·Granted Sep 6, 2016·1 cites·21 claims
- 2070US8972661B2Dynamically adjusted threshold for population of secondary cacheBENHASE MICHAEL T·Filed 2011·Granted Mar 3, 2015·2 cites·13 claims
- 2170US7634649B2Device initiated mode switchingIBM·Filed 2007·Granted Dec 15, 2009·4 cites·16 claims
- 2266US7669050B2Method to enable user mode process to operate in a privileged execution modeIBM·Filed 2004·Granted Feb 23, 2010·11 cites·32 claims
- 2365US7536694B2Exception handling in a multiprocessor systemIBM·Filed 2004·Granted May 19, 2009·11 cites·18 claims
- 2464US8930624B2Adaptive cache promotions in a two level caching systemBENHASE MICHAEL T·Filed 2012·Granted Jan 6, 2015·1 cites·10 claims
- 2563US7337277B2Apparatus, system, and method for flushing cache dataIBM·Filed 2004·Granted Feb 26, 2008·8 cites·31 claims
- 2662US8898653B2Non-disruptive code update of a single processor in a multi-processor computing systemBLINICK STEPHEN L·Filed 2007·Granted Nov 25, 2014·2 cites·9 claims
- 2762US7366890B2Method for switching to a service mode of operation in response to detecting a device connected to an I/O port of the systemIBM·Filed 2004·Granted Apr 29, 2008·7 cites·14 claims
- 2860US9176884B2Promotion of partial data segments in flash cacheIBM·Filed 2014·Granted Nov 3, 2015·0 cites·24 claims
- 2959US9086979B2Management of partial data segments in dual cache systemsIBM·Filed 2014·Granted Jul 21, 2015·0 cites·6 claims
- 3059US7596651B2Multi-character adapter cardIBM·Filed 2007·Granted Sep 29, 2009·1 cites·27 claims
- 3158US10331568B2Locking a cache line for write operations on a busIBM·Filed 2018·Granted Jun 25, 2019·0 cites·15 claims
- 3258US7418557B2Managing multiprocessor operationsIBM·Filed 2004·Granted Aug 26, 2008·6 cites·22 claims
- 3357US9417808B2Promotion of partial data segments in flash cacheIBM·Filed 2015·Granted Aug 16, 2016·0 cites·24 claims
- 3457US9372702B2Non-disruptive code update of a single processor in a multi-processor computing systemIBM·Filed 2014·Granted Jun 21, 2016·0 cites·16 claims
- 3557US9274975B2Management of partial data segments in dual cache systemsIBM·Filed 2015·Granted Mar 1, 2016·0 cites·7 claims
- 3657US7650467B2Coordination of multiprocessor operations with shared resourcesIBM·Filed 2008·Granted Jan 19, 2010·1 cites·22 claims
- 3756US8719494B2Management of partial data segments in dual cache systemsIBM·Filed 2013·Granted May 6, 2014·0 cites·5 claims
- 3851US9086972B2Managing metadata for caching devices during shutdown and restart proceduresIBM·Filed 2013·Granted Jul 21, 2015·0 cites·24 claims
- 3951US7934045B2Redundant and fault tolerant control of an I/O enclosure by multiple hostsIBM·Filed 2009·Granted Apr 26, 2011·0 cites·20 claims
- 4046US2008263391A1Apparatus, System, and Method For Adapter Card FailoverIBM·Filed 2007·Application pending·0 cites
- 4146US2016188478A1Managing metadata for caching devices during shutdown and restart proceduresGLOBALFOUNDRIES INC·Filed 2015·Application pending·0 cites
- 4244US8136113B2Method and apparatus for adjusting sleep time of fixed high-priority threadsBLINICK STEPHEN L·Filed 2006·Granted Mar 13, 2012·0 cites·10 claims
- 4338US8407710B2Systems and methods for dynamically scanning a plurality of active ports for priority schedule of workBLINICK STEPHEN L·Filed 2010·Granted Mar 26, 2013·0 cites·20 claims
Join the waitlist — get patent alerts
Get an alert when Stephen L. Blinick files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →