Inventor · disambiguated record

St Éphane Breysse

Also filed as: BREYSSE ST ÉPHANE

1 granted patent·0 citations·filing 2023–2023

3Inventor score

Technology areasH03L

Files withTELEDYNE E2V SEMICONDUCTORS SAS1

Top patents by PatentIndex Score

1 record

0133US12425011B2Method for determining the phase difference between a first clock signal received by a first electronic component and a second clock signal received by a second electronic componentTELEDYNE E2V SEMICONDUCTORS SAS·Filed 2023·Granted Sep 23, 2025·0 cites·20 claims

Join the waitlist — get patent alerts

Get an alert when St Éphane Breysse files or is granted a new patent.

We store only your email — no account needed. See our privacy policy.

Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →