Inventor · disambiguated record
Stuart F. Oberman
Also filed as: OBERMAN STUART · OBERMAN STUART F
86 granted patents·8 pending applications·2,578 citations·filing 1997–2025
99Inventor score
Files withNVIDIA CORP37ADVANCED MICRO DEVICES INC33NISHAN SYSTEMS INC6LINDHOLM JOHN ERIK5COON BRETT W4
Top patents by PatentIndex Score
94 records- 0198US10338919B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2017·Granted Jul 2, 2019·24 cites·20 claims
- 0298US7634637B1Execution of parallel groups of threads with per-instruction serializationNVIDIA CORP·Filed 2005·Granted Dec 15, 2009·126 cites·16 claims
- 0397US8860741B1Graphics processor with memory management unit and cache coherent linkJUFFA NORBERT·Filed 2006·Granted Oct 14, 2014·50 cites·15 claims
- 0497US7680988B1Single interconnect providing read and write access to a memory shared by concurrent threadsNVIDIA CORP·Filed 2006·Granted Mar 16, 2010·101 cites·21 claims
- 0596US8108625B1Shared memory with parallel access and access conflict resolution mechanismCOON BRETT W·Filed 2006·Granted Jan 31, 2012·73 cites·19 claims
- 0696US7434032B1Tracking register usage during multithreaded processing using a scoreboard having separate memory regions and storing sequential register size indicatorsNVIDIA CORP·Filed 2005·Granted Oct 7, 2008·52 cites·13 claims
- 0795US11816482B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2022·Granted Nov 14, 2023·2 cites·20 claims
- 0894US8037119B1Multipurpose functional unit with single-precision and double-precision operationsNVIDIA CORP·Filed 2006·Granted Oct 11, 2011·44 cites·17 claims
- 0992US10884734B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2019·Granted Jan 5, 2021·5 cites·20 claims
- 1092US8176265B2Shared single-access memory with management of multiple parallel requestsCOON BRETT W·Filed 2011·Granted May 8, 2012·16 cites·8 claims
- 1191US8051123B1Multipurpose functional unit with double-precision and filtering operationsNVIDIA CORP·Filed 2006·Granted Nov 1, 2011·26 cites·18 claims
- 1291US7659893B1Method and apparatus to ensure consistency of depth values computed in different sections of a graphics processorNVIDIA CORP·Filed 2006·Granted Feb 9, 2010·27 cites·19 claims
- 1391US7428566B2Multipurpose functional unit with multiply-add and format conversion pipelineNVIDIA CORP·Filed 2004·Granted Sep 23, 2008·68 cites·21 claims
- 1490US7834881B2Operand collector architectureNVIDIA CORP·Filed 2006·Granted Nov 16, 2010·22 cites·20 claims
- 1590US7215680B2Method and apparatus for scheduling packet flow on a fibre channel arbitrated loopNISHAN SYSTEMS INC·Filed 2002·Granted May 8, 2007·77 cites·47 claims
- 1689US8174531B1Programmable graphics processor for multithreaded execution of programsLINDHOLM JOHN ERIK·Filed 2009·Granted May 8, 2012·16 cites·10 claims
- 1789US7484076B1Executing an SIMD instruction requiring P operations on an execution unit that performs Q operations at a time (Q<P)NVIDIA CORP·Filed 2006·Granted Jan 27, 2009·22 cites·19 claims
- 1889US6397238B2Method and apparatus for rounding in a multiplierADVANCED MICRO DEVICES INC·Filed 2001·Granted May 28, 2002·50 cites·23 claims
- 1989US6397239B2Floating point addition pipeline including extreme value, comparison and accumulate functionsADVANCED MICRO DEVICES INC·Filed 2001·Granted May 28, 2002·59 cites·56 claims
- 2088US8106914B2Fused multiply-add functional unitOBERMAN STUART·Filed 2007·Granted Jan 31, 2012·28 cites·17 claims
- 2188US6223198B1Method and apparatus for multi-function arithmeticADVANCED MICRO DEVICES INC·Filed 1998·Granted Apr 24, 2001·118 cites·19 claims
- 2286US7225323B2Multi-purpose floating point and integer multiply-add functional unit with multiplication-comparison test addition and exponent pipelinesNVIDIA CORP·Filed 2004·Granted May 29, 2007·43 cites·23 claims
- 2385US8405665B2Programmable graphics processor for multithreaded execution of programsLINDHOLM JOHN ERIK·Filed 2012·Granted Mar 26, 2013·7 cites·15 claims
- 2485US2025362910A1Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2025·Application pending·0 cites
- 2584US7369136B1Computing anisotropic texture mapping parametersNVIDIA CORP·Filed 2004·Granted May 6, 2008·35 cites·23 claims
- 2683US12399716B2Inline data inspection for workload simplificationNVIDIA CORP·Filed 2024·Granted Aug 26, 2025·0 cites·20 claims
- 2783US7640285B1Multipurpose arithmetic functional unitNVIDIA CORP·Filed 2004·Granted Dec 29, 2009·35 cites·19 claims
- 2883US6490607B1Shared FP and SIMD 3D multiplierADVANCED MICRO DEVICES INC·Filed 1999·Granted Dec 3, 2002·103 cites·20 claims
- 2983US6144980AMethod and apparatus for performing multiple types of multiplication including signed and unsigned multiplicationADVANCED MICRO DEVICES INC·Filed 1998·Granted Nov 7, 2000·108 cites·20 claims
- 3082US7042891B2Dynamic selection of lowest latency path in a network switchNISHAN SYSTEMS INC·Filed 2001·Granted May 9, 2006·39 cites·58 claims
- 3181US12321743B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2023·Granted Jun 3, 2025·0 cites·20 claims
- 3281US9659339B2Programmable graphics processor for multithreaded execution of programsNVIDIA CORP·Filed 2013·Granted May 23, 2017·5 cites·23 claims
- 3381US6487575B1Early completion of iterative divisionADVANCED MICRO DEVICES INC·Filed 1999·Granted Nov 26, 2002·93 cites·19 claims
- 3480US6269384B1Method and apparatus for rounding and normalizing results within a multiplierADVANCED MICRO DEVICES INC·Filed 1998·Granted Jul 31, 2001·90 cites·20 claims
- 3580US6038583AMethod and apparatus for simultaneously multiplying two or more independent pairs of operands and calculating a rounded productsADVANCED MICRO DEVICES INC·Filed 1998·Granted Mar 14, 2000·93 cites·20 claims
- 3679US11977888B2Inline data inspection for workload simplificationNVIDIA CORP·Filed 2023·Granted May 7, 2024·0 cites·20 claims
- 3779US8578387B1Dynamic load balancing of instructions for execution by heterogeneous processing enginesMILLS PETER C·Filed 2007·Granted Nov 5, 2013·14 cites·15 claims
- 3878US10217184B2Programmable graphics processor for multithreaded execution of programsNVIDIA CORP·Filed 2017·Granted Feb 26, 2019·2 cites·20 claims
- 3978US8225076B1Scoreboard having size indicators for tracking sequential destination register usage in a multi-threaded processorCOON BRETT W·Filed 2008·Granted Jul 17, 2012·7 cites·18 claims
- 4077US6131104AFloating point addition pipeline configured to perform floating point-to-integer and integer-to-floating point conversion operationsADVANCED MICRO DEVICES INC·Filed 1998·Granted Oct 10, 2000·83 cites·38 claims
- 4176US11816481B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2022·Granted Nov 14, 2023·0 cites·20 claims
- 4276US9465575B2FFMA operations using a multi-step approach to data shiftingNVIDIA CORP·Filed 2013·Granted Oct 11, 2016·4 cites·22 claims
- 4376US6134574AMethod and apparatus for achieving higher frequencies of exactly rounded resultsADVANCED MICRO DEVICES INC·Filed 1998·Granted Oct 17, 2000·74 cites·20 claims
- 4475US8533435B2Reordering operands assigned to each one of read request ports concurrently accessing multibank register file to avoid bank conflictQIU XIAOGANG·Filed 2010·Granted Sep 10, 2013·4 cites·19 claims
- 4575US6393554B1Method and apparatus for performing vector and scalar multiplication and calculating rounded productsADVANCED MICRO DEVICES INC·Filed 2000·Granted May 21, 2002·23 cites·36 claims
- 4675US6393555B1Rapid execution of FCMOV following FCOMI by storing comparison result in temporary register in floating point unitADVANCED MICRO DEVICES INC·Filed 1999·Granted May 21, 2002·68 cites·20 claims
- 4774US7283556B2Method and system for managing time division multiplexing (TDM) timeslots in a network switchNISHAN SYSTEMS INC·Filed 2002·Granted Oct 16, 2007·10 cites·41 claims
- 4873US11797302B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2021·Granted Oct 24, 2023·0 cites·23 claims
- 4973US11797303B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2021·Granted Oct 24, 2023·0 cites·23 claims
- 5072US11797301B2Generalized acceleration of matrix multiply accumulate operationsNVIDIA CORP·Filed 2021·Granted Oct 24, 2023·0 cites·20 claims
Showing the top 50 of 94 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Stuart F. Oberman files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →