Inventor · disambiguated record
Su Wei Lim
Also filed as: LIM SU WEI
49 granted patents·5 pending applications·148 citations·filing 2004–2025
98Inventor score
Top patents by PatentIndex Score
54 records- 0193US11663154B2Virtualized link states of multiple protocol layer package interconnectsINTEL CORP·Filed 2022·Granted May 30, 2023·2 cites·17 claims
- 0290US9418030B2Inter-component communication including posted and non-posted transactionsINTEL CORP·Filed 2015·Granted Aug 16, 2016·7 cites·18 claims
- 0390US9262360B2Architected protocol for changing link operating modeINTEL CORP·Filed 2013·Granted Feb 16, 2016·11 cites·30 claims
- 0489US9946676B2Multichip package linkINTEL CORP·Filed 2015·Granted Apr 17, 2018·8 cites·25 claims
- 0588US11308018B2Virtualized link states of multiple protocol layer package interconnectsINTEL CORP·Filed 2020·Granted Apr 19, 2022·2 cites·23 claims
- 0688US9274987B2Inter-component communication including slave component initiated transactionINTEL CORP·Filed 2015·Granted Mar 1, 2016·4 cites·20 claims
- 0788US9152596B2Architected protocol for changing link operating modeINTEL CORP·Filed 2012·Granted Oct 6, 2015·8 cites·8 claims
- 0888US8706944B2Dual bus standard switching bus controllerSONG TING LOK·Filed 2010·Granted Apr 22, 2014·16 cites·16 claims
- 0987US8892800B2Apparatuses for inter-component communication including slave component initiated transactionHUNSAKER MIKAL C·Filed 2012·Granted Nov 18, 2014·10 cites·30 claims
- 1086US9588922B2Techniques for inter-component communication based on a state of a chip select pinINTEL CORP·Filed 2015·Granted Mar 7, 2017·3 cites·32 claims
- 1185US9086966B2Systems, apparatuses, and methods for handling timeoutsWAGH MAHESH·Filed 2013·Granted Jul 21, 2015·8 cites·20 claims
- 1284US9513662B2System and method for power managementINTEL CORP·Filed 2013·Granted Dec 6, 2016·9 cites·18 claims
- 1383US9563260B2Systems, apparatuses, and methods for synchronizing port entry into a low power stateWAGH MAHESH·Filed 2013·Granted Feb 7, 2017·6 cites·20 claims
- 1483US9124455B1Link equalization mechanismINTEL CORP·Filed 2014·Granted Sep 1, 2015·8 cites·25 claims
- 1582US10776302B2Virtualized link states of multiple protocol layer package interconnectsINTEL CORP·Filed 2019·Granted Sep 15, 2020·2 cites·24 claims
- 1681US7594042B2Effective caching mechanism with comparator coupled to programmable registers to store plurality of thresholds in order to determine when to throttle memory requestsINTEL CORP·Filed 2006·Granted Sep 22, 2009·11 cites·15 claims
- 1780US11533170B2Hardware mechanisms for link encryptionINTEL CORP·Filed 2019·Granted Dec 20, 2022·3 cites·23 claims
- 1880US9575552B2Device, method and system for operation of a low power PHY with a PCIe protocol stackINTEL CORP·Filed 2013·Granted Feb 21, 2017·6 cites·22 claims
- 1979US12449974B2Memory compression with improved lookup table schemeMICRON TECHNOLOGY INC·Filed 2024·Granted Oct 21, 2025·0 cites·20 claims
- 2078US9753529B2Systems, apparatuses, and methods for synchronizing port entry into a low power statusINTEL CORP·Filed 2016·Granted Sep 5, 2017·2 cites·26 claims
- 2177US10311000B2Integrated universal serial bus (USB) type-C switchingINTEL CORP·Filed 2017·Granted Jun 4, 2019·3 cites·18 claims
- 2277US8601198B2Controllable transaction synchronization for merging peripheral devicesTEH CHEE HAK·Filed 2011·Granted Dec 3, 2013·7 cites·25 claims
- 2375US12511205B2Memory failure prediction and mitigationMICRON TECHNOLOGY INC·Filed 2024·Granted Dec 30, 2025·0 cites·18 claims
- 2474US9910814B2Method, apparatus and system for single-ended communication of transaction layer packetsINTEL CORP·Filed 2015·Granted Mar 6, 2018·2 cites·17 claims
- 2572US9176918B2Inter-component communication using an interface including master and slave communicationINTEL CORP·Filed 2014·Granted Nov 3, 2015·1 cites·19 claims
- 2668US10229080B2Dual bus standard switching bus controllerINTEL CORP·Filed 2015·Granted Mar 12, 2019·1 cites·4 claims
- 2768US10209911B2Techniques enabling low power states for a communications portINTEL CORP·Filed 2014·Granted Feb 19, 2019·2 cites·21 claims
- 2867US12001353B2System, apparatus and method for synchronizing multiple virtual link states over a package interconnectINTEL CORP·Filed 2022·Granted Jun 4, 2024·0 cites·20 claims
- 2963US10146715B2Techniques for inter-component communication based on a state of a chip select pinINTEL CORP·Filed 2017·Granted Dec 4, 2018·0 cites·32 claims
- 3062US9921987B2Inter-component communication including posted and non-posted transactionsINTEL CORP·Filed 2016·Granted Mar 20, 2018·0 cites·28 claims
- 3162US9830292B2Architected protocol for changing link operating modeINTEL CORP·Filed 2015·Granted Nov 28, 2017·1 cites·20 claims
- 3261US11163717B2Reduced pin count interfaceINTEL CORP·Filed 2020·Granted Nov 2, 2021·0 cites·25 claims
- 3361US2025279133A2Interface techniques for stacked memory architecturesMICRON TECHNOLOGY INC·Filed 2024·Application pending·0 cites
- 3461US2025390377A1Retrieving user data and cyclic redundancy check information using a single access operationMICRON TECHNOLOGY INC·Filed 2025·Application pending·0 cites
- 3560US11442876B2System, apparatus and method for synchronizing multiple virtual link states over a package interconnectINTEL CORP·Filed 2019·Granted Sep 13, 2022·0 cites·20 claims
- 3659US9619416B2Inter-component communication including posted and non-posted transactionsINTEL CORP·Filed 2015·Granted Apr 11, 2017·0 cites·28 claims
- 3758US10706003B2Reduced pin count interfaceINTEL CORP·Filed 2019·Granted Jul 7, 2020·0 cites·25 claims
- 3857US9367500B2Apparatus for multiple bus master engines to share the same request channel to a pipelined backboneGUOK NGEK LEONG·Filed 2011·Granted Jun 14, 2016·1 cites·20 claims
- 3957US9268568B2Method and apparatus for agent interfacing with pipeline backbone to locally handle transactions while obeying ordering ruleGUOK NGEK LEONG·Filed 2011·Granted Feb 23, 2016·1 cites·18 claims
- 4057US9098642B2Dual bus standard switching bus controllerINTEL CORP·Filed 2014·Granted Aug 4, 2015·0 cites·20 claims
- 4156US12455850B2Root complex integrated endpoint emulation of a discreet PCIE endpointSK HYNIX NAND PRODUCT SOLUTIONS CORP·Filed 2017·Granted Oct 28, 2025·0 cites·27 claims
- 4254US10198394B2Reduced pin count interfaceINTEL CORP·Filed 2016·Granted Feb 5, 2019·0 cites·20 claims
- 4353US10248183B2System and method for power managementINTEL CORP·Filed 2016·Granted Apr 2, 2019·0 cites·12 claims
- 4452US7502377B2PCI to PCI express protocol conversionINTEL CORP·Filed 2004·Granted Mar 10, 2009·2 cites·27 claims
- 4551US10127184B2Low overheard high throughput solution for point-to-point linkINTEL CORP·Filed 2016·Granted Nov 13, 2018·0 cites·20 claims
- 4651US9558030B2Method, apparatus, and system to handle transactions received after a configuration change requestLIM SU WEI·Filed 2011·Granted Jan 31, 2017·1 cites·20 claims
- 4749US2017235701A1Serial sideband signaling linkINTEL CORP·Filed 2014·Application pending·0 cites
- 4849US2022156211A1Dynamic provisioning of pcie devices at run time for bare metal serversINTEL CORP·Filed 2021·Application pending·0 cites
- 4947US12452223B2Systems and methods for communicating encrypted time-related dataINTEL CORP·Filed 2021·Granted Oct 21, 2025·0 cites·20 claims
- 5047US9563256B2Processor hiding its power-up latency with activation of a root port and quickly sending a downstream cycleINTEL CORP·Filed 2013·Granted Feb 7, 2017·0 cites·24 claims
Showing the top 50 of 54 patent records by PatentIndex Score.
Join the waitlist — get patent alerts
Get an alert when Su Wei Lim files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →