Inventor · disambiguated record
Suresh M. Menon
Also filed as: MENON SURESH · MENON SURESH M · MENON SURESH MANOHAR
35 granted patents·1,035 citations·filing 1987–2018
98Inventor score
Files withXILINX INC24DYNA LOGIC CORP3DYNACHIP CORP2ABB POWER GRIDS SWITZERLAND AG1CYPRESS SEMICONDUCTOR CORP1
Top patents by PatentIndex Score
35 records- 0197US6445245B1Digitally controlled impedance for I/O of an integrated circuit deviceXILINX INC·Filed 2000·Granted Sep 3, 2002·116 cites·14 claims
- 0296US7091890B1Multi-purpose source synchronous interface circuitryXILINX INC·Filed 2004·Granted Aug 15, 2006·107 cites·26 claims
- 0395US6525565B2Double data rate flip-flopXILINX INC·Filed 2001·Granted Feb 25, 2003·43 cites·11 claims
- 0494US6489837B2Digitally controlled impedance for I/O of an integrated circuit deviceXILINX INC·Filed 2001·Granted Dec 3, 2002·62 cites·24 claims
- 0592US6777980B2Double data rate flip-flopXILINX INC·Filed 2003·Granted Aug 17, 2004·29 cites·8 claims
- 0692US6617877B1Variable data width operation in multi-gigabit transceivers on a programmable logic deviceXILINX INC·Filed 2002·Granted Sep 9, 2003·77 cites·33 claims
- 0792US6366128B1Circuit for producing low-voltage differential signalsXILINX INC·Filed 2000·Granted Apr 2, 2002·74 cites·23 claims
- 0889US6218858B1Programmable input/output circuit for FPGA for use in TTL, GTL, GTLP, LVPECL and LVDS circuitsXILINX INC·Filed 1999·Granted Apr 17, 2001·75 cites·5 claims
- 0986US6501677B1Configuration memory architecture for FPGAXILINX INC·Filed 2001·Granted Dec 31, 2002·29 cites·4 claims
- 1084US6222757B1Configuration memory architecture for FPGAXILINX INC·Filed 1998·Granted Apr 24, 2001·44 cites·1 claims
- 1182US6130550AScaleable padframe interface circuit for FPGA yielding improved routability and faster chip layoutDYNALOGIC·Filed 1997·Granted Oct 10, 2000·47 cites·15 claims
- 1280US7518401B2Differential clock tree in an integrated circuitXILINX INC·Filed 2006·Granted Apr 14, 2009·7 cites·15 claims
- 1379US7414430B2Programmable logic device having an embedded differential clock treeXILINX INC·Filed 2006·Granted Aug 19, 2008·7 cites·7 claims
- 1479US7317773B2Double data rate flip-flopXILINX INC·Filed 2004·Granted Jan 8, 2008·11 cites·16 claims
- 1578US7759973B1Integrated circuit having embedded differential clock treeXILINX INC·Filed 2008·Granted Jul 20, 2010·6 cites·16 claims
- 1678US7187709B1High speed configurable transceiver architectureXILINX INC·Filed 2002·Granted Mar 6, 2007·27 cites·17 claims
- 1776US5808479AHigh speed programmable logic architectureDYNA LOGIC CORP·Filed 1997·Granted Sep 15, 1998·23 cites·3 claims
- 1874US7551646B1Data alignment and deskewing moduleXILINX INC·Filed 2004·Granted Jun 23, 2009·11 cites·31 claims
- 1973US7617472B1Regional signal-distribution network for an integrated circuitXILINX INC·Filed 2008·Granted Nov 10, 2009·5 cites·13 claims
- 2073US5614844AHigh speed programmable logic architectureDYNA LOGIC CORP·Filed 1995·Granted Mar 25, 1997·28 cites·18 claims
- 2172US7372299B2Differential clock tree in an integrated circuitXILINX INC·Filed 2006·Granted May 13, 2008·4 cites·20 claims
- 2272US7129765B2Differential clock tree in an integrated circuitXILINX INC·Filed 2004·Granted Oct 31, 2006·13 cites·14 claims
- 2371US7111220B1Network physical layer with embedded multi-standard CRC generatorXILINX INC·Filed 2002·Granted Sep 19, 2006·16 cites·45 claims
- 2470US7126406B2Programmable logic device having an embedded differential clock treeXILINX INC·Filed 2004·Granted Oct 24, 2006·11 cites·22 claims
- 2570US6810458B1Method and circuit for hot swap protectionXILINX INC·Filed 2002·Granted Oct 26, 2004·15 cites·29 claims
- 2670US5497108ABICMOS repeater circuit for a programmable logic deviceDYNALOGIC CORP·Filed 1994·Granted Mar 5, 1996·25 cites·16 claims
- 2770US5157282AProgrammable output driver for integrated circuitsCYPRESS SEMICONDUCTOR CORP·Filed 1991·Granted Oct 20, 1992·25 cites·11 claims
- 2866US5654665AProgrammable logic bias driverDYNACHIP CORP·Filed 1995·Granted Aug 5, 1997·24 cites·3 claims
- 2965US7353487B1Regional signal-distribution network for an integrated circuitXILINX INC·Filed 2004·Granted Apr 1, 2008·9 cites·6 claims
- 3064US4795918ABandgap voltage reference circuit with an npn current bypass circuitFAIRCHILD SEMICONDUCTOR·Filed 1987·Granted Jan 3, 1989·21 cites·17 claims
- 3162US6960933B1Variable data width operation in multi-gigabit transceivers on a programmable logic deviceXILINX INC·Filed 2003·Granted Nov 1, 2005·6 cites·18 claims
- 3256US11133145B2Draw-out current limiting fuseABB POWER GRIDS SWITZERLAND AG·Filed 2018·Granted Sep 28, 2021·0 cites·22 claims
- 3354US4884042ADual port voltage controlled emitter coupled multivibratorNAT SEMICONDUCTOR CORP·Filed 1989·Granted Nov 28, 1989·13 cites·6 claims
- 3452US5744981AProgrammable logic cell with input polarity controlDYNA LOGIC CORP·Filed 1997·Granted Apr 28, 1998·8 cites·8 claims
- 3544US5940606ADuty cycle controller for clock signal to synchronous SRAM on FPGADYNACHIP CORP·Filed 1998·Granted Aug 17, 1999·17 cites·7 claims
Join the waitlist — get patent alerts
Get an alert when Suresh M. Menon files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →