Inventor · disambiguated record
Tadahiko Nishimukai
Also filed as: NISHIMUKAI TADAHIKO
36 granted patents·1 pending application·873 citations·filing 1984–2004
98Inventor score
Files withHITACHI LTD37
Top patents by PatentIndex Score
37 records- 0198US4646271AContent addressable memory having dual access modesHITACHI LTD·Filed 1984·Granted Feb 24, 1987·112 cites·4 claims
- 0295US5430397AIntra-LSI clock distribution circuitHITACHI LTD·Filed 1994·Granted Jul 4, 1995·99 cites·26 claims
- 0385US4720811AMicroprocessor capable of stopping its operation at any cycle timeHITACHI LTD·Filed 1986·Granted Jan 19, 1988·87 cites·2 claims
- 0480US5375215AMultiprocessor system having shared memory divided into a plurality of banks with access queues corresponding to each bankHITACHI LTD·Filed 1991·Granted Dec 20, 1994·74 cites·4 claims
- 0578US5202969ASingle-chip-cache-buffer for selectively writing write-back and exclusively writing data-block portions to main-memory based upon indication of bits and bit-strings respectivelyHITACHI LTD·Filed 1992·Granted Apr 13, 1993·78 cites·20 claims
- 0676US5146573ASingle chip cache with partial-write circuit for transferring a preselected portion of data between memory and buffer registerHITACHI LTD·Filed 1989·Granted Sep 8, 1992·31 cites·8 claims
- 0770US4845614AMicroprocessor for retrying data transferHITACHI LTD·Filed 1987·Granted Jul 4, 1989·40 cites·8 claims
- 0867US4989140ASingle chip pipeline data processor using instruction and operand cache memories for parallel operation of instruction control and executions unitHITACHI LTD·Filed 1989·Granted Jan 29, 1991·21 cites·48 claims
- 0964US5253197ASemiconductor associative memory device with current sensingHITACHI LTD·Filed 1990·Granted Oct 12, 1993·24 cites·13 claims
- 1063US4912635ASystem for reexecuting branch instruction without fetching by storing target instruction control informationHITACHI LTD·Filed 1988·Granted Mar 27, 1990·30 cites·32 claims
- 1159US6078983AMultiprocessor system having distinct data bus and address bus arbitersHITACHI LTD·Filed 1997·Granted Jun 20, 2000·30 cites·7 claims
- 1257US5442229AMetal lead-film carrier assembly having a plurality of film carriers, and film carrier-semiconductor chip assembly and semiconductor device containing such metal lead-film carrier assemblyHITACHI LTD·Filed 1993·Granted Aug 15, 1995·24 cites·13 claims
- 1355US5269007ARISC system capable of simultaneously executing data interlocked shift and arithmetic/logic instructions in one clock cycle by bypassing registerHITACHI LTD·Filed 1990·Granted Dec 7, 1993·29 cites·6 claims
- 1455US4942521AMicroprocessor with a cache memory in which validity flags for first and second data areas are simultaneously readableHITACHI LTD·Filed 1987·Granted Jul 17, 1990·21 cites·12 claims
- 1555US4937738AData processing system which selectively bypasses a cache memory in fetching information based upon bit information of an instructionHITACHI LTD·Filed 1985·Granted Jun 26, 1990·22 cites·9 claims
- 1652US5740401AMultiprocessor system having a processor invalidating operand cache when lock-accessingHITACHI LTD·Filed 1993·Granted Apr 14, 1998·25 cites·3 claims
- 1752US5148526AData processing system with an enhanced cache memory controlHITACHI LTD·Filed 1988·Granted Sep 15, 1992·11 cites·25 claims
- 1851US5381531AData processor for selective simultaneous execution of a delay slot instruction and a second subsequent instruction the pair following a conditional branch instructionHITACHI LTD·Filed 1991·Granted Jan 10, 1995·24 cites·9 claims
- 1948US2004177231A1Data processorHITACHI LTD·Filed 2004·Application pending·0 cites
- 2047US5148532APipeline processor with prefetch circuitHITACHI LTD·Filed 1990·Granted Sep 15, 1992·19 cites·10 claims
- 2145US6779102B2Data processor capable of executing an instruction that makes a cache memory ineffectiveHITACHI LTD·Filed 2001·Granted Aug 17, 2004·0 cites·89 claims
- 2243US5206945ASingle-chip pipeline processor for fetching/flushing instruction/data caches in response to first/second hit/mishit signal respectively detected in corresponding to their logical addressesHITACHI LTD·Filed 1990·Granted Apr 27, 1993·15 cites·42 claims
- 2341US4797816AVirtual memory supported processor having restoration circuit for register recoveringHITACHI LTD·Filed 1986·Granted Jan 10, 1989·10 cites·8 claims
- 2439US5165086AMicroprocessor chip using two-level metal lines technologyHITACHI LTD·Filed 1990·Granted Nov 17, 1992·8 cites·21 claims
- 2539US4803616ABuffer memoryHITACHI LTD·Filed 1985·Granted Feb 7, 1989·9 cites·4 claims
- 2638US5509133AData processing system with an enhanced cache memory controlHITACHI LTD·Filed 1995·Granted Apr 16, 1996·6 cites·11 claims
- 2735US6272596B1Data processorHITACHI LTD·Filed 1999·Granted Aug 7, 2001·3 cites·8 claims
- 2833US6381680B1Data processing system with an enhanced cache memory controlHITACHI LTD·Filed 1998·Granted Apr 30, 2002·3 cites·18 claims
- 2933US5822761AData processing system which controls operation of cache memory based and the address being accessedHITACHI LTD·Filed 1997·Granted Oct 13, 1998·3 cites·47 claims
- 3033US5809274APurge control for ON-chip cache memoryHITACHI LTD·Filed 1997·Granted Sep 15, 1998·2 cites·4 claims
- 3133US5619677AData processing system with an enhanced cache memory controlHITACHI LTD·Filed 1996·Granted Apr 8, 1997·3 cites·20 claims
- 3232US5479625ARing systolic array system for synchronously performing matrix/neuron computation using data transferred through cyclic shift register connected in cascade of traysHITACHI LTD·Filed 1991·Granted Dec 26, 1995·2 cites·11 claims
- 3332US5129075AData processor with on-chip logical addressing and off-chip physical addressingHITACHI LTD·Filed 1990·Granted Jul 7, 1992·2 cites·9 claims
- 3431US5974533AData processorHITACHI LTD·Filed 1998·Granted Oct 26, 1999·1 cites·4 claims
- 3531US5502825AData processing system with an enhanced cache memory controlHITACHI LTD·Filed 1995·Granted Mar 26, 1996·2 cites·16 claims
- 3631US5349672AData processor having logical address memories and purge capabilitiesHITACHI LTD·Filed 1990·Granted Sep 20, 1994·3 cites·54 claims
- 3730US5680631AData processor with on-chip cache memory and purge controller responsive to external signal for controlling access to the cache memoryHITACHI LTD·Filed 1992·Granted Oct 21, 1997·0 cites·6 claims
Join the waitlist — get patent alerts
Get an alert when Tadahiko Nishimukai files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →