Inventor · disambiguated record
Tatsumi Shirasu
Also filed as: SHIRASU TATSUMI
5 granted patents·1 pending application·63 citations·filing 1978–2004
82Inventor score
Technology areasH10P
Top patents by PatentIndex Score
6 records- 0169US6368905B1Process for manufacturing a semiconductor wafer, a semiconductor wafer, process for manufacturing a semiconductor integrated circuit device, and semiconductor integrated circuit deviceHITACHI LTD·Filed 2000·Granted Apr 9, 2002·9 cites·17 claims
- 0265US4258465AMethod for fabrication of offset gate MIS deviceHITACHI LTD·Filed 1978·Granted Mar 31, 1981·23 cites·31 claims
- 0363US6806130B2Process for manufacturing a semiconductor wafer, a semiconductor wafer, process for manufacturing a semiconductor integrated circuit device, and semiconductor integrated circuit deviceRENESAS TECH CORP·Filed 2001·Granted Oct 19, 2004·6 cites·11 claims
- 0462US6630375B2Process for manufacturing a semiconductor wafer, a semiconductor wafer, process for manufacturing a semiconductor integrated circuit device, and semiconductor integrated circuit deviceHITACHI LTD·Filed 2001·Granted Oct 7, 2003·6 cites·4 claims
- 0561US6043114AProcess for manufacturing a semiconductor wafer, a semiconductor wafer, process for manufacturing a semiconductor integrated circuit device, and semiconductor integrated circuit deviceHITACHI LTD·Filed 1997·Granted Mar 28, 2000·19 cites·42 claims
- 0642US2004219727A1Process for manufacturing a semiconductor wafer, a semiconductor wafer, process for manufacturing a semiconductor integrated circuit device, and semiconductor integrated circuit deviceKAWAGOE HIROTO·Filed 2004·Application pending·0 cites
Join the waitlist — get patent alerts
Get an alert when Tatsumi Shirasu files or is granted a new patent.
We store only your email — no account needed. See our privacy policy.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →